2018-10-31 01:43:02 +00:00
|
|
|
using System.Collections.Generic;
|
|
|
|
|
|
|
|
namespace ChocolArm64.Translation
|
|
|
|
{
|
|
|
|
class ILBlock : IILEmit
|
|
|
|
{
|
|
|
|
public long IntInputs { get; private set; }
|
|
|
|
public long IntOutputs { get; private set; }
|
|
|
|
public long IntAwOutputs { get; private set; }
|
|
|
|
|
|
|
|
public long VecInputs { get; private set; }
|
|
|
|
public long VecOutputs { get; private set; }
|
|
|
|
public long VecAwOutputs { get; private set; }
|
|
|
|
|
|
|
|
public bool HasStateStore { get; private set; }
|
|
|
|
|
2018-12-11 00:58:52 +00:00
|
|
|
private List<IILEmit> _emitters;
|
|
|
|
|
|
|
|
public int Count => _emitters.Count;
|
2018-10-31 01:43:02 +00:00
|
|
|
|
|
|
|
public ILBlock Next { get; set; }
|
|
|
|
public ILBlock Branch { get; set; }
|
|
|
|
|
|
|
|
public ILBlock()
|
|
|
|
{
|
2018-12-11 00:58:52 +00:00
|
|
|
_emitters = new List<IILEmit>();
|
2018-10-31 01:43:02 +00:00
|
|
|
}
|
|
|
|
|
2018-12-11 00:58:52 +00:00
|
|
|
public void Add(IILEmit emitter)
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
2018-12-11 00:58:52 +00:00
|
|
|
if (emitter is ILBarrier)
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
|
|
|
//Those barriers are used to separate the groups of CIL
|
|
|
|
//opcodes emitted by each ARM instruction.
|
|
|
|
//We can only consider the new outputs for doing input elimination
|
|
|
|
//after all the CIL opcodes used by the instruction being emitted.
|
|
|
|
IntAwOutputs = IntOutputs;
|
|
|
|
VecAwOutputs = VecOutputs;
|
|
|
|
}
|
2018-12-11 00:58:52 +00:00
|
|
|
else if (emitter is ILOpCodeLoad ld && ILMethodBuilder.IsRegIndex(ld.Index))
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
|
|
|
switch (ld.IoType)
|
|
|
|
{
|
|
|
|
case IoType.Flag: IntInputs |= ((1L << ld.Index) << 32) & ~IntAwOutputs; break;
|
|
|
|
case IoType.Int: IntInputs |= (1L << ld.Index) & ~IntAwOutputs; break;
|
|
|
|
case IoType.Vector: VecInputs |= (1L << ld.Index) & ~VecAwOutputs; break;
|
|
|
|
}
|
|
|
|
}
|
2018-12-11 00:58:52 +00:00
|
|
|
else if (emitter is ILOpCodeStore st && ILMethodBuilder.IsRegIndex(st.Index))
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
2018-12-11 00:58:52 +00:00
|
|
|
switch (st.IoType)
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
2018-12-11 00:58:52 +00:00
|
|
|
case IoType.Flag: IntOutputs |= (1L << st.Index) << 32; break;
|
|
|
|
case IoType.Int: IntOutputs |= 1L << st.Index; break;
|
|
|
|
case IoType.Vector: VecOutputs |= 1L << st.Index; break;
|
2018-10-31 01:43:02 +00:00
|
|
|
}
|
|
|
|
}
|
2018-12-11 00:58:52 +00:00
|
|
|
else if (emitter is ILOpCodeStoreState)
|
|
|
|
{
|
|
|
|
HasStateStore = true;
|
|
|
|
}
|
2018-10-31 01:43:02 +00:00
|
|
|
|
2018-12-11 00:58:52 +00:00
|
|
|
_emitters.Add(emitter);
|
2018-10-31 01:43:02 +00:00
|
|
|
}
|
|
|
|
|
2018-12-11 00:58:52 +00:00
|
|
|
public void Emit(ILMethodBuilder context)
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
2018-12-11 00:58:52 +00:00
|
|
|
foreach (IILEmit ilEmitter in _emitters)
|
2018-10-31 01:43:02 +00:00
|
|
|
{
|
|
|
|
ilEmitter.Emit(context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|