mirrors/Ryujinx
1
0
Fork 0
mirror of https://github.com/Ryujinx/Ryujinx.git synced 2024-11-14 04:56:40 +00:00
Code Issues Releases Activity

Add R2P shader instruction

Browse source
This commit is contained in:
gdk 2019-11-19 10:45:46 -03:00 committed by Thog
parent 8eb773d81f
commit 6a8ba6d600
3 changed files with 36 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
Ryujinx.Graphics.Shader/Decoders/OpCodeTable.cs
View file

@ -143,6 +143,9 @@ namespace Ryujinx.Graphics.Shader.Decoders
Set("0011100x00001x", InstEmit.Popc, typeof(OpCodeAluImm)); Set("0011100x00001x", InstEmit.Popc, typeof(OpCodeAluImm));
Set("0101110000001x", InstEmit.Popc, typeof(OpCodeAluReg)); Set("0101110000001x", InstEmit.Popc, typeof(OpCodeAluReg));
Set("0101000010010x", InstEmit.Psetp, typeof(OpCodePsetp)); Set("0101000010010x", InstEmit.Psetp, typeof(OpCodePsetp));
Set("0100110011110x", InstEmit.R2p, typeof(OpCodeAluCbuf));
Set("0011100x11110x", InstEmit.R2p, typeof(OpCodeAluImm));
Set("0101110011110x", InstEmit.R2p, typeof(OpCodeAluReg));
Set("1110101111111x", InstEmit.Red, typeof(OpCodeRed)); Set("1110101111111x", InstEmit.Red, typeof(OpCodeRed));
Set("0100110010010x", InstEmit.Rro, typeof(OpCodeFArithCbuf)); Set("0100110010010x", InstEmit.Rro, typeof(OpCodeFArithCbuf));
Set("0011100x10010x", InstEmit.Rro, typeof(OpCodeFArithImm)); Set("0011100x10010x", InstEmit.Rro, typeof(OpCodeFArithImm));

2
Ryujinx.Graphics.Shader/Instructions/InstEmitMemory.cs
View file

@ -213,7 +213,7 @@ namespace Ryujinx.Graphics.Shader.Instructions
Operand mem, Operand mem,
Operand value) Operand value)
{ {
Operand res = null; Operand res = Const(0);
switch (op) switch (op)
{ {

32
Ryujinx.Graphics.Shader/Instructions/InstEmitMove.cs
View file

@ -16,6 +16,38 @@ namespace Ryujinx.Graphics.Shader.Instructions
context.Copy(GetDest(context), GetSrcB(context)); context.Copy(GetDest(context), GetSrcB(context));
} }
public static void R2p(EmitterContext context)
{
OpCodeAlu op = (OpCodeAlu)context.CurrOp;
bool isCC = op.RawOpCode.Extract(40);
int shift = op.RawOpCode.Extract(41, 2) * 8;
Operand value = GetSrcA(context);
Operand mask = GetSrcB(context);
Operand Test(Operand value, int bit)
{
return context.ICompareNotEqual(context.BitwiseAnd(value, Const(1 << bit)), Const(0));
}
if (isCC)
{
// TODO.
}
else
{
for (int bit = 0; bit < 7; bit++)
{
Operand pred = Register(bit, RegisterType.Predicate);
Operand res = context.ConditionalSelect(Test(mask, bit), Test(value, bit + shift), pred);
context.Copy(pred, res);
}
}
}
public static void S2r(EmitterContext context) public static void S2r(EmitterContext context)
{ {
// TODO: Better impl. // TODO: Better impl.