This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
Ryujinx
Watch
1
Star
0
Fork
You've already forked Ryujinx
0
mirror of
https://github.com/Ryujinx/Ryujinx.git
synced
2024-11-08 13:31:44 +00:00
Code
Issues
Releases
Activity
39ba11054b
Ryujinx
/
ARMeilleure
/
Decoders
History
merry
8d41402fa6
A32: Implement VCVTT, VCVTB (
#3710
)
...
* A32: Implement VCVTT, VCVTB * A32: F16C implementation of VCVTT/VCVTB
2022-10-19 02:36:04 +02:00
..
Optimizations
Block.cs
Add inlined on translation call counting (
#2190
)
2021-04-18 23:43:53 +02:00
Condition.cs
DataOp.cs
Decoder.cs
DecoderHelper.cs
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (
#3683
)
2022-09-09 22:09:11 -03:00
DecoderMode.cs
ARMeilleure: Implement single stepping (
#3133
)
2022-02-22 11:11:42 -03:00
InstDescriptor.cs
InstEmitter.cs
IntType.cs
Add a new JIT compiler for CPU code (
#693
)
2019-08-08 21:56:22 +03:00
IOpCode.cs
IOpCode32.cs
IOpCode32Adr.cs
IOpCode32Alu.cs
IOpCode32AluBf.cs
IOpCode32AluImm.cs
IOpCode32AluImm16.cs
IOpCode32AluMla.cs
IOpCode32AluReg.cs
IOpCode32AluRsImm.cs
IOpCode32AluRsReg.cs
IOpCode32AluUmull.cs
IOpCode32AluUx.cs
Add most of the A32 instruction set to ARMeilleure (
#897
)
2020-02-24 08:20:40 +11:00
IOpCode32BImm.cs
IOpCode32BReg.cs
IOpCode32Exception.cs
IOpCode32HasSetFlags.cs
IOpCode32Mem.cs
IOpCode32MemEx.cs
IOpCode32MemMult.cs
IOpCode32MemReg.cs
ARMeilleure: Thumb support (All T16 instructions) (
#3105
)
2022-02-17 19:39:45 -03:00
IOpCode32MemRsImm.cs
IOpCode32Simd.cs
IOpCode32SimdImm.cs
IOpCodeAlu.cs
IOpCodeAluImm.cs
IOpCodeAluRs.cs
IOpCodeAluRx.cs
IOpCodeBImm.cs
IOpCodeCond.cs
IOpCodeLit.cs
IOpCodeSimd.cs
OpCode.cs
OpCode32.cs
T32: Add Vfp instructions (
#3690
)
2022-09-10 23:03:14 -03:00
OpCode32Alu.cs
OpCode32AluBf.cs
OpCode32AluImm.cs
OpCode32AluImm16.cs
OpCode32AluMla.cs
OpCode32AluReg.cs
OpCode32AluRsImm.cs
OpCode32AluRsReg.cs
OpCode32AluUmull.cs
OpCode32AluUx.cs
OpCode32BImm.cs
OpCode32BReg.cs
OpCode32Exception.cs
OpCode32Mem.cs
OpCode32MemImm.cs
OpCode32MemImm8.cs
OpCode32MemLdEx.cs
OpCode32MemMult.cs
OpCode32MemReg.cs
OpCode32MemRsImm.cs
OpCode32MemStEx.cs
OpCode32Mrs.cs
OpCode32MsrReg.cs
OpCode32Sat.cs
OpCode32Sat16.cs
OpCode32Simd.cs
OpCode32SimdBase.cs
OpCode32SimdBinary.cs
T32: Implement Asimd instructions (
#3692
)
2022-09-13 18:25:37 -03:00
OpCode32SimdCmpZ.cs
OpCode32SimdCvtFI.cs
OpCode32SimdCvtTB.cs
OpCode32SimdDupElem.cs
OpCode32SimdDupGP.cs
OpCode32SimdExt.cs
T32: Implement Asimd instructions (
#3692
)
2022-09-13 18:25:37 -03:00
OpCode32SimdImm.cs
T32: Implement Asimd instructions (
#3692
)
2022-09-13 18:25:37 -03:00
OpCode32SimdImm44.cs
OpCode32SimdLong.cs
OpCode32SimdMemImm.cs
OpCode32SimdMemMult.cs
OpCode32SimdMemPair.cs
OpCode32SimdMemSingle.cs
OpCode32SimdMovGp.cs
OpCode32SimdMovGpDouble.cs
OpCode32SimdMovGpElem.cs
OpCode32SimdMovn.cs
OpCode32SimdReg.cs
OpCode32SimdRegElem.cs
OpCode32SimdRegElemLong.cs
T32: Implement Asimd instructions (
#3692
)
2022-09-13 18:25:37 -03:00
OpCode32SimdRegLong.cs
T32: Implement Asimd instructions (
#3692
)
2022-09-13 18:25:37 -03:00
OpCode32SimdRegS.cs
OpCode32SimdRegWide.cs
OpCode32SimdRev.cs
T32: Implement Asimd instructions (
#3692
)
2022-09-13 18:25:37 -03:00
OpCode32SimdS.cs
OpCode32SimdSel.cs
OpCode32SimdShImm.cs
OpCode32SimdShImmLong.cs
OpCode32SimdShImmNarrow.cs
OpCode32SimdSpecial.cs
OpCode32SimdSqrte.cs
OpCode32SimdTbl.cs
OpCode32System.cs
OpCodeAdr.cs
OpCodeAlu.cs
OpCodeAluBinary.cs
OpCodeAluImm.cs
OpCodeAluRs.cs
OpCodeAluRx.cs
OpCodeBfm.cs
OpCodeBImm.cs
OpCodeBImmAl.cs
Get rid of Reflection.Emit dependency on CPU and Shader projects (
#1626
)
2020-10-21 09:13:44 -03:00
OpCodeBImmCmp.cs
OpCodeBImmCond.cs
OpCodeBImmTest.cs
OpCodeBReg.cs
Get rid of Reflection.Emit dependency on CPU and Shader projects (
#1626
)
2020-10-21 09:13:44 -03:00
OpCodeCcmp.cs
OpCodeCcmpImm.cs
OpCodeCcmpReg.cs
OpCodeCsel.cs
OpCodeException.cs
OpCodeMem.cs
OpCodeMemEx.cs
OpCodeMemImm.cs
OpCodeMemLit.cs
OpCodeMemPair.cs
OpCodeMemReg.cs
OpCodeMov.cs
OpCodeMul.cs
OpCodeSimd.cs
OpCodeSimdCvt.cs
OpCodeSimdExt.cs
OpCodeSimdFcond.cs
OpCodeSimdFmov.cs
OpCodeSimdHelper.cs
Implement VMOVL and VORR.I32 AArch32 SIMD instructions (
#960
)
2020-03-10 16:17:30 +11:00
OpCodeSimdImm.cs
OpCodeSimdIns.cs
OpCodeSimdMemImm.cs
OpCodeSimdMemLit.cs
OpCodeSimdMemMs.cs
OpCodeSimdMemPair.cs
OpCodeSimdMemReg.cs
OpCodeSimdMemSs.cs
OpCodeSimdReg.cs
OpCodeSimdRegElem.cs
OpCodeSimdRegElemF.cs
OpCodeSimdShImm.cs
OpCodeSimdTbl.cs
OpCodeSystem.cs
OpCodeT16.cs
OpCodeT16AddSubImm3.cs
OpCodeT16AddSubReg.cs
OpCodeT16AddSubSp.cs
OpCodeT16Adr.cs
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (
#3683
)
2022-09-09 22:09:11 -03:00
OpCodeT16AluImm8.cs
OpCodeT16AluImmZero.cs
OpCodeT16AluRegHigh.cs
OpCodeT16AluRegLow.cs
OpCodeT16AluUx.cs
OpCodeT16BImm8.cs
Decoders: Fix instruction lengths for 16-bit B instructions (
#3177
)
2022-03-05 16:20:24 +01:00
OpCodeT16BImm11.cs
OpCodeT16BImmCmp.cs
OpCodeT16BReg.cs
OpCodeT16Exception.cs
OpCodeT16IfThen.cs
OpCodeT16MemImm5.cs
OpCodeT16MemLit.cs
OpCodeT16MemMult.cs
OpCodeT16MemReg.cs
OpCodeT16MemSp.cs
OpCodeT16MemStack.cs
OpCodeT16ShiftImm.cs
OpCodeT16ShiftReg.cs
OpCodeT16SpRel.cs
OpCodeT32.cs
OpCodeT32Alu.cs
OpCodeT32AluBf.cs
OpCodeT32AluImm.cs
OpCodeT32AluImm12.cs
OpCodeT32AluMla.cs
OpCodeT32AluReg.cs
OpCodeT32AluRsImm.cs
OpCodeT32AluUmull.cs
OpCodeT32AluUx.cs
OpCodeT32BImm20.cs
OpCodeT32BImm24.cs
OpCodeT32MemImm8.cs
OpCodeT32MemImm8D.cs
OpCodeT32MemImm12.cs
OpCodeT32MemLdEx.cs
OpCodeT32MemMult.cs
Implement some 32-bit Thumb instructions (
#3614
)
2022-08-25 09:59:34 +00:00
OpCodeT32MemRsImm.cs
OpCodeT32MemStEx.cs
OpCodeT32MovImm16.cs
OpCodeT32ShiftReg.cs
OpCodeT32Tb.cs
OpCodeTable.cs
RegisterSize.cs
ShiftType.cs