| .. |
|
CryptoHelper.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
DelegateTypes.cs
|
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
2020-03-12 14:20:55 +11:00 |
|
InstEmitAlu.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
|
InstEmitAlu32.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
|
InstEmitAluHelper.cs
|
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
2020-03-12 14:20:55 +11:00 |
|
InstEmitBfm.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitCcmp.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitCsel.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitDiv.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitException.cs
|
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
2020-03-12 14:20:55 +11:00 |
|
InstEmitException32.cs
|
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
2020-03-12 14:20:55 +11:00 |
|
InstEmitFlow.cs
|
Fix RET Xn translation (#1242)
|
2020-05-14 14:50:35 +10:00 |
|
InstEmitFlow32.cs
|
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
2020-03-12 14:20:55 +11:00 |
|
InstEmitFlowHelper.cs
|
Use the jump table for HighCq tail continues. (#1088)
|
2020-04-04 19:05:11 +11:00 |
|
InstEmitHash.cs
|
Faster crc32 implementation (#1294)
|
2020-06-05 20:58:27 +10:00 |
|
InstEmitHelper.cs
|
Use a Jump Table for direct and indirect calls/jumps, removing transitions to managed (#975)
|
2020-03-12 14:20:55 +11:00 |
|
InstEmitMemory.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitMemory32.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
|
InstEmitMemoryEx.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
|
InstEmitMemoryEx32.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
|
InstEmitMemoryExHelper.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
|
InstEmitMemoryHelper.cs
|
Implement a new physical memory manager and replace DeviceMemory (#856)
|
2020-05-04 08:54:50 +10:00 |
|
InstEmitMove.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitMul.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitMul32.cs
|
Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954)
|
2020-03-01 07:51:55 +11:00 |
|
InstEmitSimdArithmetic.cs
|
Add FMaxNmV & FMinNmV Inst.s with Test. (#1279)
|
2020-05-27 18:51:59 +02:00 |
|
InstEmitSimdArithmetic32.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
|
InstEmitSimdCmp.cs
|
Implement FACGE and FACGT (Scalar and Vector) AArch64 SIMD instructions (#956)
|
2020-03-01 07:51:17 +11:00 |
|
InstEmitSimdCmp32.cs
|
Implement Fast Paths for most A32 SIMD instructions (#952)
|
2020-03-05 11:41:33 +11:00 |
|
InstEmitSimdCrypto.cs
|
Add Fast Paths for Crypto instructions (A32/A64) (#1026)
|
2020-03-25 17:20:29 +11:00 |
|
InstEmitSimdCrypto32.cs
|
Add Fast Paths for Crypto instructions (A32/A64) (#1026)
|
2020-03-25 17:20:29 +11:00 |
|
InstEmitSimdCvt.cs
|
Add Fcvtas_S/V & Fcvtau_S/V. (#1018)
|
2020-03-24 22:53:49 +01:00 |
|
InstEmitSimdCvt32.cs
|
Implement Fast Paths for most A32 SIMD instructions (#952)
|
2020-03-05 11:41:33 +11:00 |
|
InstEmitSimdHash.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitSimdHelper.cs
|
Add FMaxNmV & FMinNmV Inst.s with Test. (#1279)
|
2020-05-27 18:51:59 +02:00 |
|
InstEmitSimdHelper32.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
|
InstEmitSimdLogical.cs
|
Implemented fast paths for: (#846)
|
2019-12-29 22:22:47 -03:00 |
|
InstEmitSimdLogical32.cs
|
Implement AESMC, AESIMC, AESE, AESD and VEOR AArch32 instructions (#982)
|
2020-03-14 10:29:58 +11:00 |
|
InstEmitSimdMemory.cs
|
Add a new JIT compiler for CPU code (#693)
|
2019-08-08 21:56:22 +03:00 |
|
InstEmitSimdMemory32.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
|
InstEmitSimdMove.cs
|
Implemented fast paths for: (#846)
|
2019-12-29 22:22:47 -03:00 |
|
InstEmitSimdMove32.cs
|
Implement VMOVL and VORR.I32 AArch32 SIMD instructions (#960)
|
2020-03-10 16:17:30 +11:00 |
|
InstEmitSimdShift.cs
|
Implemented fast paths for: (#846)
|
2019-12-29 22:22:47 -03:00 |
|
InstEmitSimdShift32.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
|
InstEmitSystem.cs
|
Implement CNTVCT_EL0 (#1268)
|
2020-05-23 12:15:59 +02:00 |
|
InstEmitSystem32.cs
|
Don't decode blocks starting outside mapped memory & undefined instead of throw on invalid sysreg coprocessor (#964)
|
2020-03-04 16:25:27 -03:00 |
|
InstName.cs
|
Add FMaxNmV & FMinNmV Inst.s with Test. (#1279)
|
2020-05-27 18:51:59 +02:00 |
|
NativeInterface.cs
|
Implement CNTVCT_EL0 (#1268)
|
2020-05-23 12:15:59 +02:00 |
|
SoftFallback.cs
|
Improve V128 (#1097)
|
2020-04-17 08:19:20 +10:00 |
|
SoftFloat.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
