mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-11-14 02:56:39 +00:00
22b2cb39af
* Turn `MemoryOperand` into a struct
* Remove `IntrinsicOperation`
* Remove `PhiNode`
* Remove `Node`
* Turn `Operand` into a struct
* Turn `Operation` into a struct
* Clean up pool management methods
* Add `Arena` allocator
* Move `OperationHelper` to `Operation.Factory`
* Move `OperandHelper` to `Operand.Factory`
* Optimize `Operation` a bit
* Fix `Arena` initialization
* Rename `NativeList<T>` to `ArenaList<T>`
* Reduce `Operand` size from 88 to 56 bytes
* Reduce `Operation` size from 56 to 40 bytes
* Add optimistic interning of Register & Constant operands
* Optimize `RegisterUsage` pass a bit
* Optimize `RemoveUnusedNodes` pass a bit
Iterating in reverse-order allows killing dependency chains in a single
pass.
* Fix PPTC symbols
* Optimize `BasicBlock` a bit
Reduce allocations from `_successor` & `DominanceFrontiers`
* Fix `Operation` resize
* Make `Arena` expandable
Change the arena allocator to be expandable by allocating in pages, with
some of them being pooled. Currently 32 pages are pooled. An LRU removal
mechanism should probably be added to it.
Apparently MHR can allocate bitmaps large enough to exceed the 16MB
limit for the type.
* Move `Arena` & `ArenaList` to `Common`
* Remove `ThreadStaticPool` & co
* Add `PhiOperation`
* Reduce `Operand` size from 56 from 48 bytes
* Add linear-probing to `Operand` intern table
* Optimize `HybridAllocator` a bit
* Add `Allocators` class
* Tune `ArenaAllocator` sizes
* Add page removal mechanism to `ArenaAllocator`
Remove pages which have not been used for more than 5s after each reset.
I am on fence if this would be better using a Gen2 callback object like
the one in System.Buffers.ArrayPool<T>, to trim the pool. Because right
now if a large translation happens, the pages will be freed only after a
reset. This reset may not happen for a while because no new translation
is hit, but the arena base sizes are rather small.
* Fix `OOM` when allocating larger than page size in `ArenaAllocator`
Tweak resizing mechanism for Operand.Uses and Assignemnts.
* Optimize `Optimizer` a bit
* Optimize `Operand.Add<T>/Remove<T>` a bit
* Clean up `PreAllocator`
* Fix phi insertion order
Reduce codegen diffs.
* Fix code alignment
* Use new heuristics for degree of parallelism
* Suppress warnings
* Address gdkchan's feedback
Renamed `GetValue()` to `GetValueUnsafe()` to make it more clear that
`Operand.Value` should usually not be modified directly.
* Add fast path to `ArenaAllocator`
* Assembly for `ArenaAllocator.Allocate(ulong)`:
.L0:
mov rax, [rcx+0x18]
lea r8, [rax+rdx]
cmp r8, [rcx+0x10]
ja short .L2
.L1:
mov rdx, [rcx+8]
add rax, [rdx+8]
mov [rcx+0x18], r8
ret
.L2:
jmp ArenaAllocator.AllocateSlow(UInt64)
A few variable/field had to be changed to ulong so that RyuJIT avoids
emitting zero-extends.
* Implement a new heuristic to free pooled pages.
If an arena is used often, it is more likely that its pages will be
needed, so the pages are kept for longer (e.g: during PPTC rebuild or
burst sof compilations). If is not used often, then it is more likely
that its pages will not be needed (e.g: after PPTC rebuild or bursts
of compilations).
* Address riperiperi's feedback
* Use `EqualityComparer<T>` in `IntrusiveList<T>`
Avoids a potential GC hole in `Equals(T, T)`.
84 lines
No EOL
2.4 KiB
C#
84 lines
No EOL
2.4 KiB
C#
using ARMeilleure.Decoders;
|
|
using ARMeilleure.IntermediateRepresentation;
|
|
using ARMeilleure.State;
|
|
using ARMeilleure.Translation;
|
|
|
|
using static ARMeilleure.Instructions.InstEmitFlowHelper;
|
|
using static ARMeilleure.Instructions.InstEmitHelper;
|
|
using static ARMeilleure.IntermediateRepresentation.Operand.Factory;
|
|
|
|
namespace ARMeilleure.Instructions
|
|
{
|
|
static partial class InstEmit32
|
|
{
|
|
public static void B(ArmEmitterContext context)
|
|
{
|
|
IOpCode32BImm op = (IOpCode32BImm)context.CurrOp;
|
|
|
|
context.Branch(context.GetLabel((ulong)op.Immediate));
|
|
}
|
|
|
|
public static void Bl(ArmEmitterContext context)
|
|
{
|
|
Blx(context, x: false);
|
|
}
|
|
|
|
public static void Blx(ArmEmitterContext context)
|
|
{
|
|
Blx(context, x: true);
|
|
}
|
|
|
|
private static void Blx(ArmEmitterContext context, bool x)
|
|
{
|
|
IOpCode32BImm op = (IOpCode32BImm)context.CurrOp;
|
|
|
|
uint pc = op.GetPc();
|
|
|
|
bool isThumb = IsThumb(context.CurrOp);
|
|
|
|
uint currentPc = isThumb
|
|
? pc | 1
|
|
: pc - 4;
|
|
|
|
SetIntA32(context, GetBankedRegisterAlias(context.Mode, RegisterAlias.Aarch32Lr), Const(currentPc));
|
|
|
|
// If x is true, then this is a branch with link and exchange.
|
|
// In this case we need to swap the mode between Arm <-> Thumb.
|
|
if (x)
|
|
{
|
|
SetFlag(context, PState.TFlag, Const(isThumb ? 0 : 1));
|
|
}
|
|
|
|
EmitCall(context, (ulong)op.Immediate);
|
|
}
|
|
|
|
public static void Blxr(ArmEmitterContext context)
|
|
{
|
|
IOpCode32BReg op = (IOpCode32BReg)context.CurrOp;
|
|
|
|
uint pc = op.GetPc();
|
|
|
|
Operand addr = context.Copy(GetIntA32(context, op.Rm));
|
|
Operand bitOne = context.BitwiseAnd(addr, Const(1));
|
|
|
|
bool isThumb = IsThumb(context.CurrOp);
|
|
|
|
uint currentPc = isThumb
|
|
? pc | 1
|
|
: pc - 4;
|
|
|
|
SetIntA32(context, GetBankedRegisterAlias(context.Mode, RegisterAlias.Aarch32Lr), Const(currentPc));
|
|
|
|
SetFlag(context, PState.TFlag, bitOne);
|
|
|
|
EmitVirtualCall(context, addr);
|
|
}
|
|
|
|
public static void Bx(ArmEmitterContext context)
|
|
{
|
|
IOpCode32BReg op = (IOpCode32BReg)context.CurrOp;
|
|
|
|
EmitBxWritePc(context, GetIntA32(context, op.Rm), op.Rm);
|
|
}
|
|
}
|
|
} |