mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-11-20 06:36:39 +00:00
d904706fc0
* Implement Jump Table for Native Calls NOTE: this slows down rejit considerably! Not recommended to be used without codegen optimisation or AOT. - Does not work on Linux - A32 needs an additional commit. * A32 Support (WIP) * Actually write Direct Call pointers to the table That would help. * Direct Calls: Rather than returning to the translator, attempt to keep within the native stack frame. A return to the translator can still happen, but only by exceptionally bubbling up to it. Also: - Always translate lowCq as a function. Faster interop with the direct jumps, and this will be useful in future if we want to do speculative translation. - Tail Call Detection: after the decoding stage, detect if we do a tail call, and avoid translating into it. Detected if a jump is made to an address outwith the contiguous sequence of blocks surrounding the entry point. The goal is to reduce code touched by jit and rejit. * A32 Support * Use smaller max function size for lowCq, fix exceptional returns When a return has an unexpected value and there is no code block following this one, we now return the value rather than continuing. * CompareAndSwap (buggy) * Ensure CompareAndSwap does not get optimized away. * Use CompareAndSwap to make the dynamic table thread safe. * Tail call for linux, throw on too many arguments. * Combine CompareAndSwap 128 and 32/64. They emit different IR instructions since their PreAllocator behaviour is different, but now they just have one function on EmitterContext. * Fix issues separating from optimisations. * Use a stub to find and execute missing functions. This allows us to skip doing many runtime comparisons and branches, and reduces the amount of code we need to emit significantly. For the indirect call table, this stub also does the work of moving in the highCq address to the table when one is found. * Make Jump Tables and Jit Cache dynmically resize Reserve virtual memory, commit as needed. * Move TailCallRemover to its own class. * Multithreaded Translation (based on heuristic) A poor one, at that. Need to get core count for a better one, which means a lot of OS specific garbage. * Better priority management for background threads. * Bound core limit a bit more Past a certain point the load is not paralellizable and starts stealing from the main thread. Likely due to GC, memory, heap allocation thread contention. Reduce by one core til optimisations come to improve the situation. * Fix memory management on linux. * Temporary solution to some sync problems. This will make sure threads exit correctly, most of the time. There is a potential race where setting the sync counter to 0 does nothing (counter stays at what it was before, thread could take too long to exit), but we need to find a better way to do this anyways. Synchronization frequency has been tightened as we never enter blockwise segments of code. Essentially this means, check every x functions or loop iterations, before lowcq blocks existed and were worth just as much. Ideally it should be done in a better way, since functions can be anywhere from 1 to 5000 instructions. (maybe based on host timer, or an interrupt flag from a scheduler thread) * Address feedback minus CompareAndSwap change. * Use default ReservedRegion granularity. * Merge CompareAndSwap with its V128 variant. * We already got the source, no need to do it again. * Make sure all background translation threads exit. * Fix CompareAndSwap128 Detection criteria was a bit scuffed. * Address Comments.
602 lines
20 KiB
C#
602 lines
20 KiB
C#
using ARMeilleure.Decoders;
|
|
using ARMeilleure.IntermediateRepresentation;
|
|
using ARMeilleure.State;
|
|
using ARMeilleure.Translation;
|
|
using System;
|
|
using System.Diagnostics;
|
|
|
|
using static ARMeilleure.Instructions.InstEmitHelper;
|
|
using static ARMeilleure.IntermediateRepresentation.OperandHelper;
|
|
|
|
namespace ARMeilleure.Instructions
|
|
{
|
|
static class InstEmitAluHelper
|
|
{
|
|
public static void EmitNZFlagsCheck(ArmEmitterContext context, Operand d)
|
|
{
|
|
SetFlag(context, PState.NFlag, context.ICompareLess (d, Const(d.Type, 0)));
|
|
SetFlag(context, PState.ZFlag, context.ICompareEqual(d, Const(d.Type, 0)));
|
|
}
|
|
|
|
public static void EmitAdcsCCheck(ArmEmitterContext context, Operand n, Operand d)
|
|
{
|
|
// C = (Rd == Rn && CIn) || Rd < Rn
|
|
Operand cIn = GetFlag(PState.CFlag);
|
|
|
|
Operand cOut = context.BitwiseAnd(context.ICompareEqual(d, n), cIn);
|
|
|
|
cOut = context.BitwiseOr(cOut, context.ICompareLessUI(d, n));
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
}
|
|
|
|
public static void EmitAddsCCheck(ArmEmitterContext context, Operand n, Operand d)
|
|
{
|
|
// C = Rd < Rn
|
|
SetFlag(context, PState.CFlag, context.ICompareLessUI(d, n));
|
|
}
|
|
|
|
public static void EmitAddsVCheck(ArmEmitterContext context, Operand n, Operand m, Operand d)
|
|
{
|
|
// V = (Rd ^ Rn) & ~(Rn ^ Rm) < 0
|
|
Operand vOut = context.BitwiseExclusiveOr(d, n);
|
|
|
|
vOut = context.BitwiseAnd(vOut, context.BitwiseNot(context.BitwiseExclusiveOr(n, m)));
|
|
|
|
vOut = context.ICompareLess(vOut, Const(vOut.Type, 0));
|
|
|
|
SetFlag(context, PState.VFlag, vOut);
|
|
}
|
|
|
|
public static void EmitSbcsCCheck(ArmEmitterContext context, Operand n, Operand m)
|
|
{
|
|
// C = (Rn == Rm && CIn) || Rn > Rm
|
|
Operand cIn = GetFlag(PState.CFlag);
|
|
|
|
Operand cOut = context.BitwiseAnd(context.ICompareEqual(n, m), cIn);
|
|
|
|
cOut = context.BitwiseOr(cOut, context.ICompareGreaterUI(n, m));
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
}
|
|
|
|
public static void EmitSubsCCheck(ArmEmitterContext context, Operand n, Operand m)
|
|
{
|
|
// C = Rn >= Rm
|
|
SetFlag(context, PState.CFlag, context.ICompareGreaterOrEqualUI(n, m));
|
|
}
|
|
|
|
public static void EmitSubsVCheck(ArmEmitterContext context, Operand n, Operand m, Operand d)
|
|
{
|
|
// V = (Rd ^ Rn) & (Rn ^ Rm) < 0
|
|
Operand vOut = context.BitwiseExclusiveOr(d, n);
|
|
|
|
vOut = context.BitwiseAnd(vOut, context.BitwiseExclusiveOr(n, m));
|
|
|
|
vOut = context.ICompareLess(vOut, Const(vOut.Type, 0));
|
|
|
|
SetFlag(context, PState.VFlag, vOut);
|
|
}
|
|
|
|
public static Operand EmitReverseBits32Op(ArmEmitterContext context, Operand op)
|
|
{
|
|
Debug.Assert(op.Type == OperandType.I32);
|
|
|
|
Operand val = context.BitwiseOr(context.ShiftRightUI(context.BitwiseAnd(op, Const(0xaaaaaaaau)), Const(1)),
|
|
context.ShiftLeft(context.BitwiseAnd(op, Const(0x55555555u)), Const(1)));
|
|
|
|
val = context.BitwiseOr(context.ShiftRightUI(context.BitwiseAnd(val, Const(0xccccccccu)), Const(2)),
|
|
context.ShiftLeft(context.BitwiseAnd(val, Const(0x33333333u)), Const(2)));
|
|
val = context.BitwiseOr(context.ShiftRightUI(context.BitwiseAnd(val, Const(0xf0f0f0f0u)), Const(4)),
|
|
context.ShiftLeft(context.BitwiseAnd(val, Const(0x0f0f0f0fu)), Const(4)));
|
|
val = context.BitwiseOr(context.ShiftRightUI(context.BitwiseAnd(val, Const(0xff00ff00u)), Const(8)),
|
|
context.ShiftLeft(context.BitwiseAnd(val, Const(0x00ff00ffu)), Const(8)));
|
|
|
|
return context.BitwiseOr(context.ShiftRightUI(val, Const(16)), context.ShiftLeft(val, Const(16)));
|
|
}
|
|
|
|
public static Operand EmitReverseBytes16_64Op(ArmEmitterContext context, Operand op)
|
|
{
|
|
Debug.Assert(op.Type == OperandType.I64);
|
|
|
|
return context.BitwiseOr(context.ShiftRightUI(context.BitwiseAnd(op, Const(0xff00ff00ff00ff00ul)), Const(8)),
|
|
context.ShiftLeft(context.BitwiseAnd(op, Const(0x00ff00ff00ff00fful)), Const(8)));
|
|
}
|
|
|
|
public static Operand EmitReverseBytes16_32Op(ArmEmitterContext context, Operand op)
|
|
{
|
|
Debug.Assert(op.Type == OperandType.I32);
|
|
|
|
Operand val = EmitReverseBytes16_64Op(context, context.ZeroExtend32(OperandType.I64, op));
|
|
|
|
return context.ConvertI64ToI32(val);
|
|
}
|
|
|
|
private static void EmitAluWritePc(ArmEmitterContext context, Operand value)
|
|
{
|
|
Debug.Assert(value.Type == OperandType.I32);
|
|
|
|
if (IsThumb(context.CurrOp))
|
|
{
|
|
context.StoreToContext();
|
|
bool isReturn = IsA32Return(context);
|
|
|
|
Operand addr = context.BitwiseOr(value, Const(1));
|
|
|
|
InstEmitFlowHelper.EmitVirtualJump(context, addr, isReturn);
|
|
}
|
|
else
|
|
{
|
|
EmitBxWritePc(context, value);
|
|
}
|
|
}
|
|
|
|
public static void EmitGenericAluStoreA32(ArmEmitterContext context, int rd, bool setFlags, Operand value)
|
|
{
|
|
Debug.Assert(value.Type == OperandType.I32);
|
|
|
|
if (rd == RegisterAlias.Aarch32Pc && setFlags)
|
|
{
|
|
if (setFlags)
|
|
{
|
|
// TODO: Load SPSR etc.
|
|
|
|
EmitBxWritePc(context, value);
|
|
}
|
|
else
|
|
{
|
|
EmitAluWritePc(context, value);
|
|
}
|
|
}
|
|
else
|
|
{
|
|
SetIntA32(context, rd, value);
|
|
}
|
|
}
|
|
|
|
public static Operand GetAluN(ArmEmitterContext context)
|
|
{
|
|
if (context.CurrOp is IOpCodeAlu op)
|
|
{
|
|
if (op.DataOp == DataOp.Logical || op is IOpCodeAluRs)
|
|
{
|
|
return GetIntOrZR(context, op.Rn);
|
|
}
|
|
else
|
|
{
|
|
return GetIntOrSP(context, op.Rn);
|
|
}
|
|
}
|
|
else if (context.CurrOp is IOpCode32Alu op32)
|
|
{
|
|
return GetIntA32(context, op32.Rn);
|
|
}
|
|
else
|
|
{
|
|
throw InvalidOpCodeType(context.CurrOp);
|
|
}
|
|
}
|
|
|
|
public static Operand GetAluM(ArmEmitterContext context, bool setCarry = true)
|
|
{
|
|
switch (context.CurrOp)
|
|
{
|
|
// ARM32.
|
|
case OpCode32AluImm op:
|
|
{
|
|
if (op.SetFlags && op.IsRotated)
|
|
{
|
|
SetFlag(context, PState.CFlag, Const((uint)op.Immediate >> 31));
|
|
}
|
|
|
|
return Const(op.Immediate);
|
|
}
|
|
|
|
case OpCode32AluImm16 op: return Const(op.Immediate);
|
|
|
|
case OpCode32AluRsImm op: return GetMShiftedByImmediate(context, op, setCarry);
|
|
case OpCode32AluRsReg op: return GetMShiftedByReg(context, op, setCarry);
|
|
|
|
case OpCodeT16AluImm8 op: return Const(op.Immediate);
|
|
|
|
case IOpCode32AluReg op: return GetIntA32(context, op.Rm);
|
|
|
|
// ARM64.
|
|
case IOpCodeAluImm op:
|
|
{
|
|
if (op.GetOperandType() == OperandType.I32)
|
|
{
|
|
return Const((int)op.Immediate);
|
|
}
|
|
else
|
|
{
|
|
return Const(op.Immediate);
|
|
}
|
|
}
|
|
|
|
case IOpCodeAluRs op:
|
|
{
|
|
Operand value = GetIntOrZR(context, op.Rm);
|
|
|
|
switch (op.ShiftType)
|
|
{
|
|
case ShiftType.Lsl: value = context.ShiftLeft (value, Const(op.Shift)); break;
|
|
case ShiftType.Lsr: value = context.ShiftRightUI(value, Const(op.Shift)); break;
|
|
case ShiftType.Asr: value = context.ShiftRightSI(value, Const(op.Shift)); break;
|
|
case ShiftType.Ror: value = context.RotateRight (value, Const(op.Shift)); break;
|
|
}
|
|
|
|
return value;
|
|
}
|
|
|
|
case IOpCodeAluRx op:
|
|
{
|
|
Operand value = GetExtendedM(context, op.Rm, op.IntType);
|
|
|
|
value = context.ShiftLeft(value, Const(op.Shift));
|
|
|
|
return value;
|
|
}
|
|
|
|
default: throw InvalidOpCodeType(context.CurrOp);
|
|
}
|
|
}
|
|
|
|
private static Exception InvalidOpCodeType(OpCode opCode)
|
|
{
|
|
return new InvalidOperationException($"Invalid OpCode type \"{opCode?.GetType().Name ?? "null"}\".");
|
|
}
|
|
|
|
// ARM32 helpers.
|
|
public static Operand GetMShiftedByImmediate(ArmEmitterContext context, OpCode32AluRsImm op, bool setCarry)
|
|
{
|
|
Operand m = GetIntA32(context, op.Rm);
|
|
|
|
int shift = op.Immediate;
|
|
|
|
if (shift == 0)
|
|
{
|
|
switch (op.ShiftType)
|
|
{
|
|
case ShiftType.Lsr: shift = 32; break;
|
|
case ShiftType.Asr: shift = 32; break;
|
|
case ShiftType.Ror: shift = 1; break;
|
|
}
|
|
}
|
|
|
|
if (shift != 0)
|
|
{
|
|
setCarry &= op.SetFlags;
|
|
|
|
switch (op.ShiftType)
|
|
{
|
|
case ShiftType.Lsl: m = GetLslC(context, m, setCarry, shift); break;
|
|
case ShiftType.Lsr: m = GetLsrC(context, m, setCarry, shift); break;
|
|
case ShiftType.Asr: m = GetAsrC(context, m, setCarry, shift); break;
|
|
case ShiftType.Ror:
|
|
if (op.Immediate != 0)
|
|
{
|
|
m = GetRorC(context, m, setCarry, shift);
|
|
}
|
|
else
|
|
{
|
|
m = GetRrxC(context, m, setCarry);
|
|
}
|
|
break;
|
|
}
|
|
}
|
|
|
|
return m;
|
|
}
|
|
|
|
public static int DecodeImmShift(ShiftType shiftType, int shift)
|
|
{
|
|
if (shift == 0)
|
|
{
|
|
switch (shiftType)
|
|
{
|
|
case ShiftType.Lsr: shift = 32; break;
|
|
case ShiftType.Asr: shift = 32; break;
|
|
case ShiftType.Ror: shift = 1; break;
|
|
}
|
|
}
|
|
|
|
return shift;
|
|
}
|
|
|
|
public static Operand GetMShiftedByReg(ArmEmitterContext context, OpCode32AluRsReg op, bool setCarry)
|
|
{
|
|
Operand m = GetIntA32(context, op.Rm);
|
|
Operand s = context.ZeroExtend8(OperandType.I32, GetIntA32(context, op.Rs));
|
|
Operand shiftIsZero = context.ICompareEqual(s, Const(0));
|
|
|
|
Operand zeroResult = m;
|
|
Operand shiftResult = m;
|
|
|
|
setCarry &= op.SetFlags;
|
|
|
|
switch (op.ShiftType)
|
|
{
|
|
case ShiftType.Lsl: shiftResult = EmitLslC(context, m, setCarry, s, shiftIsZero); break;
|
|
case ShiftType.Lsr: shiftResult = EmitLsrC(context, m, setCarry, s, shiftIsZero); break;
|
|
case ShiftType.Asr: shiftResult = EmitAsrC(context, m, setCarry, s, shiftIsZero); break;
|
|
case ShiftType.Ror: shiftResult = EmitRorC(context, m, setCarry, s, shiftIsZero); break;
|
|
}
|
|
|
|
return context.ConditionalSelect(shiftIsZero, zeroResult, shiftResult);
|
|
}
|
|
|
|
public static void EmitIfHelper(ArmEmitterContext context, Operand boolValue, Action action, bool expected = true)
|
|
{
|
|
Debug.Assert(boolValue.Type == OperandType.I32);
|
|
|
|
Operand endLabel = Label();
|
|
|
|
if (expected)
|
|
{
|
|
context.BranchIfFalse(endLabel, boolValue);
|
|
}
|
|
else
|
|
{
|
|
context.BranchIfTrue(endLabel, boolValue);
|
|
}
|
|
|
|
action();
|
|
|
|
context.MarkLabel(endLabel);
|
|
}
|
|
|
|
public static Operand EmitLslC(ArmEmitterContext context, Operand m, bool setCarry, Operand shift, Operand shiftIsZero)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32 && shift.Type == OperandType.I32 && shiftIsZero.Type == OperandType.I32);
|
|
|
|
Operand shiftLarge = context.ICompareGreaterOrEqual(shift, Const(32));
|
|
Operand result = context.ShiftLeft(m, shift);
|
|
if (setCarry)
|
|
{
|
|
EmitIfHelper(context, shiftIsZero, () =>
|
|
{
|
|
Operand cOut = context.ShiftRightUI(m, context.Subtract(Const(32), shift));
|
|
|
|
cOut = context.BitwiseAnd(cOut, Const(1));
|
|
cOut = context.ConditionalSelect(context.ICompareGreater(shift, Const(32)), Const(0), cOut);
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
}, false);
|
|
}
|
|
|
|
return context.ConditionalSelect(shiftLarge, Const(0), result);
|
|
}
|
|
|
|
public static Operand GetLslC(ArmEmitterContext context, Operand m, bool setCarry, int shift)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
if ((uint)shift > 32)
|
|
{
|
|
return GetShiftByMoreThan32(context, setCarry);
|
|
}
|
|
else if (shift == 32)
|
|
{
|
|
if (setCarry)
|
|
{
|
|
SetCarryMLsb(context, m);
|
|
}
|
|
|
|
return Const(0);
|
|
}
|
|
else
|
|
{
|
|
if (setCarry)
|
|
{
|
|
Operand cOut = context.ShiftRightUI(m, Const(32 - shift));
|
|
|
|
cOut = context.BitwiseAnd(cOut, Const(1));
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
}
|
|
|
|
return context.ShiftLeft(m, Const(shift));
|
|
}
|
|
}
|
|
|
|
public static Operand EmitLsrC(ArmEmitterContext context, Operand m, bool setCarry, Operand shift, Operand shiftIsZero)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32 && shift.Type == OperandType.I32 && shiftIsZero.Type == OperandType.I32);
|
|
|
|
Operand shiftLarge = context.ICompareGreaterOrEqual(shift, Const(32));
|
|
Operand result = context.ShiftRightUI(m, shift);
|
|
if (setCarry)
|
|
{
|
|
EmitIfHelper(context, shiftIsZero, () =>
|
|
{
|
|
Operand cOut = context.ShiftRightUI(m, context.Subtract(shift, Const(1)));
|
|
|
|
cOut = context.BitwiseAnd(cOut, Const(1));
|
|
cOut = context.ConditionalSelect(context.ICompareGreater(shift, Const(32)), Const(0), cOut);
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
}, false);
|
|
}
|
|
|
|
return context.ConditionalSelect(shiftLarge, Const(0), result);
|
|
}
|
|
|
|
public static Operand GetLsrC(ArmEmitterContext context, Operand m, bool setCarry, int shift)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
if ((uint)shift > 32)
|
|
{
|
|
return GetShiftByMoreThan32(context, setCarry);
|
|
}
|
|
else if (shift == 32)
|
|
{
|
|
if (setCarry)
|
|
{
|
|
SetCarryMMsb(context, m);
|
|
}
|
|
|
|
return Const(0);
|
|
}
|
|
else
|
|
{
|
|
if (setCarry)
|
|
{
|
|
SetCarryMShrOut(context, m, shift);
|
|
}
|
|
|
|
return context.ShiftRightUI(m, Const(shift));
|
|
}
|
|
}
|
|
|
|
private static Operand GetShiftByMoreThan32(ArmEmitterContext context, bool setCarry)
|
|
{
|
|
if (setCarry)
|
|
{
|
|
SetFlag(context, PState.CFlag, Const(0));
|
|
}
|
|
|
|
return Const(0);
|
|
}
|
|
|
|
public static Operand EmitAsrC(ArmEmitterContext context, Operand m, bool setCarry, Operand shift, Operand shiftIsZero)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32 && shift.Type == OperandType.I32 && shiftIsZero.Type == OperandType.I32);
|
|
|
|
Operand l32Result;
|
|
Operand ge32Result;
|
|
|
|
Operand less32 = context.ICompareLess(shift, Const(32));
|
|
|
|
ge32Result = context.ShiftRightSI(m, Const(31));
|
|
|
|
if (setCarry)
|
|
{
|
|
EmitIfHelper(context, context.BitwiseOr(less32, shiftIsZero), () =>
|
|
{
|
|
SetCarryMLsb(context, ge32Result);
|
|
}, false);
|
|
}
|
|
|
|
l32Result = context.ShiftRightSI(m, shift);
|
|
if (setCarry)
|
|
{
|
|
EmitIfHelper(context, context.BitwiseAnd(less32, context.BitwiseNot(shiftIsZero)), () =>
|
|
{
|
|
Operand cOut = context.ShiftRightUI(m, context.Subtract(shift, Const(1)));
|
|
|
|
cOut = context.BitwiseAnd(cOut, Const(1));
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
});
|
|
}
|
|
|
|
return context.ConditionalSelect(less32, l32Result, ge32Result);
|
|
}
|
|
|
|
public static Operand GetAsrC(ArmEmitterContext context, Operand m, bool setCarry, int shift)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
if ((uint)shift >= 32)
|
|
{
|
|
m = context.ShiftRightSI(m, Const(31));
|
|
|
|
if (setCarry)
|
|
{
|
|
SetCarryMLsb(context, m);
|
|
}
|
|
|
|
return m;
|
|
}
|
|
else
|
|
{
|
|
if (setCarry)
|
|
{
|
|
SetCarryMShrOut(context, m, shift);
|
|
}
|
|
|
|
return context.ShiftRightSI(m, Const(shift));
|
|
}
|
|
}
|
|
|
|
public static Operand EmitRorC(ArmEmitterContext context, Operand m, bool setCarry, Operand shift, Operand shiftIsZero)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32 && shift.Type == OperandType.I32 && shiftIsZero.Type == OperandType.I32);
|
|
|
|
shift = context.BitwiseAnd(shift, Const(0x1f));
|
|
m = context.RotateRight(m, shift);
|
|
|
|
if (setCarry)
|
|
{
|
|
EmitIfHelper(context, shiftIsZero, () =>
|
|
{
|
|
SetCarryMMsb(context, m);
|
|
}, false);
|
|
}
|
|
|
|
return m;
|
|
}
|
|
|
|
public static Operand GetRorC(ArmEmitterContext context, Operand m, bool setCarry, int shift)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
shift &= 0x1f;
|
|
|
|
m = context.RotateRight(m, Const(shift));
|
|
|
|
if (setCarry)
|
|
{
|
|
SetCarryMMsb(context, m);
|
|
}
|
|
|
|
return m;
|
|
}
|
|
|
|
public static Operand GetRrxC(ArmEmitterContext context, Operand m, bool setCarry)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
// Rotate right by 1 with carry.
|
|
Operand cIn = context.Copy(GetFlag(PState.CFlag));
|
|
|
|
if (setCarry)
|
|
{
|
|
SetCarryMLsb(context, m);
|
|
}
|
|
|
|
m = context.ShiftRightUI(m, Const(1));
|
|
|
|
m = context.BitwiseOr(m, context.ShiftLeft(cIn, Const(31)));
|
|
|
|
return m;
|
|
}
|
|
|
|
private static void SetCarryMLsb(ArmEmitterContext context, Operand m)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
SetFlag(context, PState.CFlag, context.BitwiseAnd(m, Const(1)));
|
|
}
|
|
|
|
private static void SetCarryMMsb(ArmEmitterContext context, Operand m)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
SetFlag(context, PState.CFlag, context.ShiftRightUI(m, Const(31)));
|
|
}
|
|
|
|
private static void SetCarryMShrOut(ArmEmitterContext context, Operand m, int shift)
|
|
{
|
|
Debug.Assert(m.Type == OperandType.I32);
|
|
|
|
Operand cOut = context.ShiftRightUI(m, Const(shift - 1));
|
|
|
|
cOut = context.BitwiseAnd(cOut, Const(1));
|
|
|
|
SetFlag(context, PState.CFlag, cOut);
|
|
}
|
|
}
|
|
}
|