.. |
Optimizations
|
Generalize tail continues (#1298)
|
2020-06-18 13:37:21 +10:00 |
Block.cs
|
Generalize tail continues (#1298)
|
2020-06-18 13:37:21 +10:00 |
Condition.cs
|
|
|
DataOp.cs
|
|
|
Decoder.cs
|
Fix Decode exception condition (#1377)
|
2020-07-15 17:48:16 +10:00 |
DecoderHelper.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
InstDescriptor.cs
|
Set Undefined instruction emitter for Undefined property on InstDescriptor (#957)
|
2020-02-29 12:12:15 +01:00 |
InstEmitter.cs
|
|
|
IntType.cs
|
|
|
IOpCode.cs
|
|
|
IOpCode32.cs
|
|
|
IOpCode32Alu.cs
|
|
|
IOpCode32AluBf.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCode32AluReg.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCode32AluUx.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCode32BImm.cs
|
|
|
IOpCode32BReg.cs
|
|
|
IOpCode32Mem.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCode32MemEx.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCode32MemMult.cs
|
|
|
IOpCode32Simd.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCode32SimdImm.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
IOpCodeAlu.cs
|
|
|
IOpCodeAluImm.cs
|
|
|
IOpCodeAluRs.cs
|
|
|
IOpCodeAluRx.cs
|
|
|
IOpCodeBImm.cs
|
|
|
IOpCodeCond.cs
|
|
|
IOpCodeLit.cs
|
|
|
IOpCodeSimd.cs
|
|
|
OpCode.cs
|
|
|
OpCode32.cs
|
|
|
OpCode32Alu.cs
|
|
|
OpCode32AluBf.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluImm.cs
|
|
|
OpCode32AluImm16.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluMla.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluReg.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluRsImm.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluRsReg.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluUmull.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32AluUx.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32BImm.cs
|
|
|
OpCode32BReg.cs
|
|
|
OpCode32Exception.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32Mem.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32MemImm.cs
|
|
|
OpCode32MemImm8.cs
|
|
|
OpCode32MemLdEx.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32MemMult.cs
|
|
|
OpCode32MemReg.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32MemRsImm.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32MemStEx.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32Sat.cs
|
Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954)
|
2020-03-01 07:51:55 +11:00 |
OpCode32Sat16.cs
|
Add SSAT, SSAT16, USAT and USAT16 ARM32 instructions (#954)
|
2020-03-01 07:51:55 +11:00 |
OpCode32Simd.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdBase.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdBinary.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdCmpZ.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdCvtFI.cs
|
Fix Vcvt_FI & Vcvt_RM; Add Vfma_S & Vfms_S. Add Tests. (#1471)
|
2020-08-13 02:34:02 -03:00 |
OpCode32SimdDupElem.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdDupGP.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdExt.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdImm.cs
|
Implement VMOVL and VORR.I32 AArch32 SIMD instructions (#960)
|
2020-03-10 16:17:30 +11:00 |
OpCode32SimdImm44.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdLong.cs
|
Implement VMOVL and VORR.I32 AArch32 SIMD instructions (#960)
|
2020-03-10 16:17:30 +11:00 |
OpCode32SimdMemImm.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdMemMult.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdMemPair.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdMemSingle.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdMovGp.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdMovGpDouble.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdMovGpElem.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdReg.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdRegElem.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
OpCode32SimdRegElemLong.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
OpCode32SimdRegLong.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
OpCode32SimdRegS.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdRegWide.cs
|
CPU: A32: Add Vadd & Vsub Wide (S/U_8/16/32) Inst.s with Test. (#1390)
|
2020-07-17 14:21:40 +10:00 |
OpCode32SimdRev.cs
|
Implement Fast Paths for most A32 SIMD instructions (#952)
|
2020-03-05 11:41:33 +11:00 |
OpCode32SimdS.cs
|
Fix Vcvt_FI & Vcvt_RM; Add Vfma_S & Vfms_S. Add Tests. (#1471)
|
2020-08-13 02:34:02 -03:00 |
OpCode32SimdSel.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdShImm.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
OpCode32SimdShImmNarrow.cs
|
Implement VMULL, VMLSL, VRSHR, VQRSHRN, VQRSHRUN AArch32 instructions + other fixes (#977)
|
2020-03-11 11:49:27 +11:00 |
OpCode32SimdSpecial.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdSqrte.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32SimdTbl.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCode32System.cs
|
Add most of the A32 instruction set to ARMeilleure (#897)
|
2020-02-24 08:20:40 +11:00 |
OpCodeAdr.cs
|
|
|
OpCodeAlu.cs
|
|
|
OpCodeAluBinary.cs
|
|
|
OpCodeAluImm.cs
|
|
|
OpCodeAluRs.cs
|
|
|
OpCodeAluRx.cs
|
|
|
OpCodeBfm.cs
|
|
|
OpCodeBImm.cs
|
|
|
OpCodeBImmAl.cs
|
|
|
OpCodeBImmCmp.cs
|
|
|
OpCodeBImmCond.cs
|
|
|
OpCodeBImmTest.cs
|
|
|
OpCodeBReg.cs
|
|
|
OpCodeCcmp.cs
|
|
|
OpCodeCcmpImm.cs
|
|
|
OpCodeCcmpReg.cs
|
|
|
OpCodeCsel.cs
|
|
|
OpCodeException.cs
|
|
|
OpCodeMem.cs
|
|
|
OpCodeMemEx.cs
|
|
|
OpCodeMemImm.cs
|
|
|
OpCodeMemLit.cs
|
|
|
OpCodeMemPair.cs
|
|
|
OpCodeMemReg.cs
|
|
|
OpCodeMov.cs
|
|
|
OpCodeMul.cs
|
|
|
OpCodeSimd.cs
|
|
|
OpCodeSimdCvt.cs
|
|
|
OpCodeSimdExt.cs
|
|
|
OpCodeSimdFcond.cs
|
|
|
OpCodeSimdFmov.cs
|
Implemented fast paths for: (#841)
|
2019-12-07 13:45:32 +01:00 |
OpCodeSimdHelper.cs
|
Implement VMOVL and VORR.I32 AArch32 SIMD instructions (#960)
|
2020-03-10 16:17:30 +11:00 |
OpCodeSimdImm.cs
|
Implemented fast paths for: (#841)
|
2019-12-07 13:45:32 +01:00 |
OpCodeSimdIns.cs
|
|
|
OpCodeSimdMemImm.cs
|
|
|
OpCodeSimdMemLit.cs
|
|
|
OpCodeSimdMemMs.cs
|
|
|
OpCodeSimdMemPair.cs
|
|
|
OpCodeSimdMemReg.cs
|
|
|
OpCodeSimdMemSs.cs
|
|
|
OpCodeSimdReg.cs
|
|
|
OpCodeSimdRegElem.cs
|
|
|
OpCodeSimdRegElemF.cs
|
|
|
OpCodeSimdShImm.cs
|
|
|
OpCodeSimdTbl.cs
|
|
|
OpCodeSystem.cs
|
|
|
OpCodeT16.cs
|
|
|
OpCodeT16AluImm8.cs
|
|
|
OpCodeT16BReg.cs
|
|
|
OpCodeTable.cs
|
CPU (A64): Add Scvtf_S_Fixed & Ucvtf_S_Fixed with Tests. (#1492)
|
2020-08-31 20:48:21 -03:00 |
RegisterSize.cs
|
|
|
ShiftType.cs
|
|
|