This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
citra
Watch
1
Star
0
Fork
You've already forked citra
0
Code
Issues
Pull requests
Releases
Activity
bf1dbb47dc
citra
/
src
/
tests
/
core
History
Weiyi Wang
9293760d0a
Core, test: perform kernel and memory destruction in the correct order
...
The change in test is temporary due to it accessing global state
2018-12-10 23:29:08 -05:00
..
arm
Core, test: perform kernel and memory destruction in the correct order
2018-12-10 23:29:08 -05:00
file_sys
Port "externals: Update catch to 2.3.0" from yuzu (
#4060
)
2018-08-24 19:45:57 +02:00
hle
/kernel
Pass system into arm interpreter; fix tests
2018-12-05 20:21:14 -05:00
memory
Memory: move memory setup into MemorySystem
2018-12-10 22:01:09 -05:00
core_timing.cpp
CoreTiming: wrap into class
2018-11-04 10:26:38 -05:00