2018-03-14 23:26:19 +00:00
|
|
|
#ifndef _PMC_H_
|
|
|
|
|
#define _PMC_H_
|
|
|
|
|
|
|
|
|
|
/*! PMC registers. */
|
|
|
|
|
#define APBDEV_PMC_PWRGATE_TOGGLE 0x30
|
|
|
|
|
#define APBDEV_PMC_PWRGATE_STATUS 0x38
|
|
|
|
|
#define APBDEV_PMC_NO_IOPOWER 0x44
|
|
|
|
|
#define APBDEV_PMC_SCRATCH20 0xA0
|
|
|
|
|
#define APBDEV_PMC_DDR_PWR 0xE8
|
|
|
|
|
#define APBDEV_PMC_CRYPTO_OP 0xF4
|
|
|
|
|
#define APBDEV_PMC_OSC_EDPD_OVER 0x1A4
|
|
|
|
|
#define APBDEV_PMC_IO_DPD_REQ 0x1B8
|
|
|
|
|
#define APBDEV_PMC_IO_DPD2_REQ 0x1C0
|
|
|
|
|
#define APBDEV_PMC_VDDP_SEL 0x1CC
|
|
|
|
|
#define APBDEV_PMC_TSC_MULT 0x2B4
|
|
|
|
|
#define APBDEV_PMC_REG_SHORT 0x2CC
|
|
|
|
|
#define APBDEV_PMC_WEAK_BIAS 0x2C8
|
|
|
|
|
#define APBDEV_PMC_SECURE_SCRATCH21 0x334
|
|
|
|
|
#define APBDEV_PMC_CNTRL2 0x440
|
|
|
|
|
#define APBDEV_PMC_IO_DPD4_REQ 0x464
|
|
|
|
|
#define APBDEV_PMC_DDR_CNTRL 0x4E4
|
|
|
|
|
#define APBDEV_PMC_SCRATCH188 0x810
|
|
|
|
|
#define APBDEV_PMC_SCRATCH190 0x818
|
|
|
|
|
#define APBDEV_PMC_SCRATCH200 0x840
|
|
|
|
|
|
|
|
|
|
#endif
|
