mirror of
https://github.com/CTCaer/hekate.git
synced 2024-11-10 20:36:40 +00:00
5e8eb1c57a
This will fix everything that uses a timer (or sleep). Without this any function like eMMC/SD read/write/verify, TSEC/SE, etc can break when the time reaches the max value of the u32 microsecond timer (71minutes). This fixes every possible breakage, including backup and restore (read/write/verify errors) that takes a lot of time. The new max before a timer reset is now 48 days (the old one was 71 minutes)
78 lines
2.1 KiB
C
Executable file
78 lines
2.1 KiB
C
Executable file
/*
|
|
* Copyright (c) 2018 naehrwert
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "uart.h"
|
|
#include "t210.h"
|
|
#include "util.h"
|
|
|
|
/* UART A, B, C, D and E. */
|
|
static const u32 uart_baseoff[5] = { 0, 0x40, 0x200, 0x300, 0x400 };
|
|
|
|
void uart_init(u32 idx, u32 baud)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
|
|
//Set baud rate.
|
|
u32 rate = (8 * baud + 408000000) / (16 * baud);
|
|
uart->UART_LCR = 0x80; //Enable DLAB.
|
|
uart->UART_THR_DLAB = (u8)rate; //Divisor latch LSB.
|
|
uart->UART_IER_DLAB = (u8)(rate >> 8); //Divisor latch MSB.
|
|
uart->UART_LCR = 0; //Diable DLAB.
|
|
|
|
//Setup UART in fifo mode.
|
|
uart->UART_IER_DLAB = 0;
|
|
uart->UART_IIR_FCR = 7; //Enable and clear TX and RX FIFOs.
|
|
(void)uart->UART_LSR;
|
|
usleep(3 * ((baud + 999999) / baud));
|
|
uart->UART_LCR = 3; //Set word length 8.
|
|
uart->UART_MCR = 0;
|
|
uart->UART_MSR = 0;
|
|
uart->UART_IRDA_CSR = 0;
|
|
uart->UART_RX_FIFO_CFG = 1;
|
|
uart->UART_MIE = 0;
|
|
uart->UART_ASR = 0;
|
|
}
|
|
|
|
void uart_wait_idle(u32 idx, u32 which)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
while (!(uart->UART_VENDOR_STATUS & which))
|
|
;
|
|
}
|
|
|
|
void uart_send(u32 idx, u8 *buf, u32 len)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
|
|
for (u32 i = 0; i != len; i++)
|
|
{
|
|
while (uart->UART_LSR & UART_TX_FIFO_FULL)
|
|
;
|
|
uart->UART_THR_DLAB = buf[i];
|
|
};
|
|
}
|
|
|
|
void uart_recv(u32 idx, u8 *buf, u32 len)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
|
|
for (u32 i = 0; i != len; i++)
|
|
{
|
|
while (uart->UART_LSR & UART_RX_FIFO_EMPTY)
|
|
;
|
|
buf[i] = uart->UART_THR_DLAB;
|
|
};
|
|
}
|