1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2024-12-28 19:06:01 +00:00
hekate/bootloader/mem
CTCaer f3d071ca69 mem: Remove memalign
It doesn't do what it should anyway.
2019-08-28 02:08:12 +03:00
..
emc.h Refactor ALL the things + enable LTO 2018-08-13 11:58:24 +03:00
heap.c mem: Remove memalign 2019-08-28 02:08:12 +03:00
heap.h mem: Remove memalign 2019-08-28 02:08:12 +03:00
mc.c Fix HDCP + some bugfixes 2018-11-20 21:32:54 +02:00
mc.h Move display_end before secmon + add boolean supp. 2018-08-13 12:12:53 +03:00
mc_t210.h Refactor ALL the things + enable LTO 2018-08-13 11:58:24 +03:00
minerva.c [MTC] Utilize Minerva Training Cell 2019-06-30 03:49:33 +03:00
minerva.h [MTC] Utilize Minerva Training Cell 2019-06-30 03:49:33 +03:00
mtc_table.h [MTC] Utilize Minerva Training Cell 2019-06-30 03:49:33 +03:00
sdram.c [PMIC] Refactoring 2019-02-16 01:23:14 +02:00
sdram.h Proper warmboot exploit impl and documentation 2018-12-17 21:10:13 +02:00
sdram_config.inl Proper warmboot exploit impl and documentation 2018-12-17 21:10:13 +02:00
sdram_config_lz.inl Proper warmboot exploit impl and documentation 2018-12-17 21:10:13 +02:00
sdram_lp0.c Normalize brom patches & add sd autocalib fallback 2019-02-12 00:40:40 +02:00
sdram_lp0_param_t210.h Refactor ALL the things + enable LTO 2018-08-13 11:58:24 +03:00
sdram_param_t210.h Refactor ALL the things + enable LTO 2018-08-13 11:58:24 +03:00