1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2024-09-19 21:44:57 +01:00
hekate/bdk/mem
CTCaer ce42e27f45 bdk: minerva: do not handle oc freq
Arachne already handles it.
2023-08-22 16:44:41 +03:00
..
emc.h bdk: emc: add temp and feature reporting defines 2023-06-09 10:38:24 +03:00
heap.c
heap.h
mc.c
mc.h
mc_t210.h
minerva.c bdk: minerva: do not handle oc freq 2023-08-22 16:44:41 +03:00
minerva.h bdk: minerva: do not handle oc freq 2023-08-22 16:44:41 +03:00
mtc_table.h
sdram.c bdk: sdram: name 1a micron ram chips 2023-08-22 14:44:27 +03:00
sdram.h
sdram_config.inl
sdram_config_t210b01.inl
sdram_lp0.c
sdram_lp0_param_t210.h sc7: Add T210B01 SC7/LP0 (deep sleep) support 2020-06-26 19:00:30 +03:00
sdram_lp0_param_t210b01.h
sdram_param_t210.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_param_t210b01.h
smmu.c bdk: whitespace refactor 2022-07-11 22:10:11 +03:00
smmu.h