mirrors/yuzu
2
1
Fork 0
mirror of https://github.com/yuzu-emu/yuzu.git synced 2024-07-04 23:31:19 +01:00
Code Issues Releases Activity

arm: dynarmic: Implement icache op handling for 'ic ivau' instruction

Browse source
This commit is contained in:
jam1garner 2021-11-21 21:10:14 -05:00
parent d20f91da11
commit 84eb3e7d02
1 changed files with 18 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
src/core/arm/dynarmic/arm_dynarmic_64.cpp
View file

@ -86,6 +86,24 @@ public:
num_instructions, MemoryReadCode(pc)); num_instructions, MemoryReadCode(pc));
} }
void InstructionCacheOperationRaised(Dynarmic::A64::InstructionCacheOperation op,
VAddr value) override {
constexpr u64 ICACHE_LINE_SIZE = 64;
u64 cache_line_start;
switch (op) {
case Dynarmic::A64::InstructionCacheOperation::InvalidateByVAToPoU:
cache_line_start = value & ~(ICACHE_LINE_SIZE - 1);
parent.InvalidateCacheRange(cache_line_start, ICACHE_LINE_SIZE);
return;
case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoU:
case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoUInnerSharable:
default:
LOG_DEBUG(Core_ARM, "Unprocesseed instruction cache operation");
}
}
void ExceptionRaised(u64 pc, Dynarmic::A64::Exception exception) override { void ExceptionRaised(u64 pc, Dynarmic::A64::Exception exception) override {
switch (exception) { switch (exception) {
case Dynarmic::A64::Exception::WaitForInterrupt: case Dynarmic::A64::Exception::WaitForInterrupt: