1
0
Fork 0
mirror of https://github.com/Atmosphere-NX/Atmosphere.git synced 2024-12-24 19:26:04 +00:00
Atmosphere/thermosphere/src/start.s

114 lines
2.6 KiB
ArmAsm
Raw Normal View History

2019-07-17 00:49:47 +01:00
/*
* Copyright (c) 2019 Atmosphère-NX
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
/* For some reason GAS doesn't know about it, even with .cpu cortex-a57 */
#define cpuactlr_el1 s3_1_c15_c2_0
#define cpuectlr_el1 s3_1_c15_c2_1
.section .crt0, "ax", %progbits
2019-07-17 00:49:47 +01:00
.align 3
.global _start
.type _start, %function
_start:
2019-07-17 22:54:31 +01:00
b start
b start2
2019-07-17 22:54:31 +01:00
_initialKernelEntrypoint:
2019-07-17 22:54:31 +01:00
.quad 0
start:
mov x19, #1
b _startCommon
start2:
mov x19, #0
_startCommon:
2019-07-22 00:04:53 +01:00
// Disable interrupts, select sp_el2
2019-07-17 00:49:47 +01:00
msr daifset, 0b1111
2019-07-22 00:04:53 +01:00
msr spsel, #1
2019-07-17 00:49:47 +01:00
// Set VBAR
ldr x8, =__vectors_start__
msr vbar_el2, x8
// Set system to sane defaults, aarch64 for el1
mov x4, #0x0838
movk x4, #0xC5, lsl #16
orr x1, x4, #0x30000000
mov x2, #(1 << 31)
mov x3, #0xFFFFFFFF
msr sctlr_el2, x1
msr hcr_el2, x2
msr dacr32_el2, x3
dsb sy
isb
// Mov x20 (and no other register (?)) with != 0 is needed to unfuck QEMU's JIT
mov x20, #0x31
// Get core ID
mrs x10, mpidr_el1
and x10, x10, #0xFF
// Set tmp stack
ldr x8, =__stacks_top__
lsl x9, x10, #10
sub sp, x8, x9
// Set up x18
adrp x18, g_coreCtxs
add x18, x18, #:lo12:g_coreCtxs
add x18, x18, x20, lsl #3
stp x18, xzr, [sp, #-0x10]!
// Store entrypoint if first core
cbz x19, _store_arg
ldr x8, _initialKernelEntrypoint
str x8, [x18, #8]
_store_arg:
str x0, [x18, #0]
2019-07-17 22:54:31 +01:00
2019-07-17 00:49:47 +01:00
// Don't call init array to save space?
// Clear BSS & call main for the first core executing this code
cbz x20, _jump_to_main
2019-07-17 00:49:47 +01:00
ldr x0, =__bss_start__
mov w1, #0
ldr x2, =__end__
sub x2, x2, x0
bl memset
dsb sy
isb
_jump_to_main:
bl main
2019-07-17 22:54:31 +01:00
// Jump to kernel
mov x8, #(0b1111 << 6 | 0b0101) // EL1h+DAIF
msr spsr_el2, x8
ldp x0, x1, [x18]
msr elr_el2, x1
dsb sy
isb
2019-07-17 22:54:31 +01:00
eret
2019-07-17 00:49:47 +01:00
.pool