mirror of
https://github.com/Atmosphere-NX/Atmosphere.git
synced 2024-12-23 10:52:13 +00:00
Set SDMMC controller to SDR104 as a workaround
According to Tegra X1 Series Processors Silicon Errata there is possible misalignment of received data which results in a CRC error. The issue is present only in SDR50 mode.
This commit is contained in:
parent
c9723d7b68
commit
0534e36cf8
2 changed files with 4 additions and 2 deletions
|
@ -1360,7 +1360,8 @@ static int sdmmc_apply_clock_speed(struct mmc *mmc, enum sdmmc_bus_speed speed,
|
|||
case SDMMC_SPEED_SDR50:
|
||||
mmc->regs->host_control |= MMC_HOST_ENABLE_HIGH_SPEED;
|
||||
mmc->configure_clock(mmc, MMC_CLOCK_SOURCE_SDR50, MMC_CLOCK_DIVIDER_SDR50, MMC_CLOCK_CONTROL_FREQUENCY_PASSTHROUGH);
|
||||
sdmmc_set_uhs_mode(mmc, SDMMC_SPEED_SDR50);
|
||||
// Tegra X1 Series Processors Silicon Errata MMC-2 mentions setting SDR104 mode as workaround.
|
||||
sdmmc_set_uhs_mode(mmc, SDMMC_SPEED_SDR104);
|
||||
|
||||
execute_tuning = true;
|
||||
tuning_attempts = MMC_VENDOR_TUNING_TRIES_SDR50;
|
||||
|
|
|
@ -1360,7 +1360,8 @@ static int sdmmc_apply_clock_speed(struct mmc *mmc, enum sdmmc_bus_speed speed,
|
|||
case SDMMC_SPEED_SDR50:
|
||||
mmc->regs->host_control |= MMC_HOST_ENABLE_HIGH_SPEED;
|
||||
mmc->configure_clock(mmc, MMC_CLOCK_SOURCE_SDR50, MMC_CLOCK_DIVIDER_SDR50, MMC_CLOCK_CONTROL_FREQUENCY_PASSTHROUGH);
|
||||
sdmmc_set_uhs_mode(mmc, SDMMC_SPEED_SDR50);
|
||||
// Tegra X1 Series Processors Silicon Errata MMC-2 mentions setting SDR104 mode as workaround.
|
||||
sdmmc_set_uhs_mode(mmc, SDMMC_SPEED_SDR104);
|
||||
|
||||
execute_tuning = true;
|
||||
tuning_attempts = MMC_VENDOR_TUNING_TRIES_SDR50;
|
||||
|
|
Loading…
Reference in a new issue