mirror of
https://github.com/Atmosphere-NX/Atmosphere.git
synced 2024-12-23 02:42:09 +00:00
Exosphere I2C Driver.
This commit is contained in:
Michael Scire
parent
672d76cb31
commit
c94fe287cb
2 changed files with 273 additions and 0 deletions
203
exosphere/i2c.c
Normal file
203
exosphere/i2c.c
Normal file
|
|
@ -0,0 +1,203 @@
|
||||||
|
#include <stbool.h>
|
||||||
|
#include <stdint.h>
|
||||||
|
#include <string.h>
|
||||||
|
|
||||||
|
#include "i2c.h"
|
||||||
|
#include "utils.h"
|
||||||
|
#include "timers.h"
|
||||||
|
|
||||||
|
/* Prototypes for internal commands. */
|
||||||
|
volatile i2c_registers_t *i2c_get_registers_from_id(unsigned int id);
|
||||||
|
void i2c_load_config(volatile i2c_registers_t *regs);
|
||||||
|
|
||||||
|
bool i2c_query(unsigned int id, uint8_t device, uint8_t r, void *dst, size_t dst_size);
|
||||||
|
bool i2c_send(unsigned int id, uint8_t device, uint8_t r, void *src, size_t src_size);
|
||||||
|
|
||||||
|
bool i2c_write(volatile i2c_registers_t *regs, uint8_t device, void *src, size_t src_size);
|
||||||
|
bool i2c_read(volatile i2c_registers_t *regs, uint8_t device, void *dst, size_t dst_size);
|
||||||
|
|
||||||
|
/* Initialize I2C based on registers. */
|
||||||
|
void i2c_init(unsigned int id) {
|
||||||
|
volatile i2c_registers_t *regs = i2c_get_registers_from_id(id);
|
||||||
|
|
||||||
|
/* Setup divisor, and clear the bus. */
|
||||||
|
regs->I2C_I2C_CLK_DIVISOR_REGISTER_0 = 0x50001;
|
||||||
|
regs->I2C_I2C_BUS_CLEAR_CONFIG_0 = 0x90003;
|
||||||
|
|
||||||
|
/* Load hardware configuration. */
|
||||||
|
i2c_load_config(regs);
|
||||||
|
|
||||||
|
/* Wait a while until BUS_CLEAR_DONE is set. */
|
||||||
|
for (unsigned int i = 0; i < 10; i++) {
|
||||||
|
wait(20000);
|
||||||
|
if (regs->I2C_INTERRUPT_STATUS_REGISTER_0 & 0x800) {
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Read the BUS_CLEAR_STATUS. Result doesn't matter. */
|
||||||
|
regs->I2C_I2C_BUS_CLEAR_STATUS_0;
|
||||||
|
|
||||||
|
/* Read and set the Interrupt Status. */
|
||||||
|
uint32_t int_status = regs->I2C_INTERRUPT_STATUS_REGISTER_0;
|
||||||
|
regs->I2C_INTERRUPT_STATUS_REGISTER_0 = int_status;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Sets a bit in a PMIC register over I2C during CPU shutdown. */
|
||||||
|
void i2c_send_pmic_cpu_shutdown_cmd(void) {
|
||||||
|
uint32_t val = 0;
|
||||||
|
/* PMIC == Device 4:3C. */
|
||||||
|
i2c_query(4, 0x3C, 0x41, &val, 1);
|
||||||
|
val |= 4;
|
||||||
|
i2c_send(4, 0x3C, 0x41, &val, 1);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Queries the value of TI charger bit over I2C. */
|
||||||
|
bool i2c_query_ti_charger_bit_7(void) {
|
||||||
|
uint32_t val = 0;
|
||||||
|
/* TI Charger = Device 0:6B. */
|
||||||
|
i2c_query(0, 0x6B, 0, &val, 1);
|
||||||
|
return (val & 0x80) != 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Clears TI charger bit over I2C. */
|
||||||
|
void i2c_clear_ti_charger_bit_7(void) {
|
||||||
|
uint32_t val = 0;
|
||||||
|
/* TI Charger = Device 0:6B. */
|
||||||
|
i2c_query(0, 0x6B, 0, &val, 1);
|
||||||
|
val &= 0x7F;
|
||||||
|
i2c_send(0, 0x6B, 0, &val, 1);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Sets TI charger bit over I2C. */
|
||||||
|
void i2c_set_ti_charger_bit_7(void) {
|
||||||
|
uint32_t val = 0;
|
||||||
|
/* TI Charger = Device 0:6B. */
|
||||||
|
i2c_query(0, 0x6B, 0, &val, 1);
|
||||||
|
val |= 0x80;
|
||||||
|
i2c_send(0, 0x6B, 0, &val, 1);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Get registers pointer based on I2C ID. */
|
||||||
|
volatile i2c_registers_t *i2c_get_registers_from_id(unsigned int id) {
|
||||||
|
switch (id) {
|
||||||
|
case 0:
|
||||||
|
return I2C1_REGS;
|
||||||
|
case 1:
|
||||||
|
return I2C2_REGS;
|
||||||
|
case 2:
|
||||||
|
return I2C3_REGS;
|
||||||
|
case 3:
|
||||||
|
return I2C4_REGS;
|
||||||
|
case 4:
|
||||||
|
return I2C5_REGS;
|
||||||
|
case 5:
|
||||||
|
return I2C6_REGS;
|
||||||
|
default:
|
||||||
|
panic();
|
||||||
|
}
|
||||||
|
return NULL;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Load hardware config for I2C4. */
|
||||||
|
void i2c_load_config(volatile i2c_registers_t *regs) {
|
||||||
|
/* Set MSTR_CONFIG_LOAD, TIMEOUT_CONFIG_LOAD, undocumented bit. */
|
||||||
|
regs->I2C_I2C_CONFIG_LOAD_0 = 0x25;
|
||||||
|
|
||||||
|
/* Wait a bit for master config to be loaded. */
|
||||||
|
for (unsigned int i = 0; i < 20; i++) {
|
||||||
|
wait(1);
|
||||||
|
if (!(regs->I2C_I2C_CONFIG_LOAD_0 & 1)) {
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Reads a register from a device over I2C, writes result to output. */
|
||||||
|
bool i2c_query(unsigned int id, uint8_t device, uint8_t r, void *dst, size_t dst_size) {
|
||||||
|
volatile i2c_registers_t *regs = i2c_get_registers_from_id(id);
|
||||||
|
uint32_t val = r;
|
||||||
|
|
||||||
|
/* Write single byte register ID to device. */
|
||||||
|
if (!i2c_write(regs, device, &val, 1)) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
/* Limit output size to 32-bits. */
|
||||||
|
if (dst_size > 4) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
return i2c_read(regs, device, dst, dst_size);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Writes a value to a register over I2C. */
|
||||||
|
bool i2c_send(unsigned int id, uint8_t device, uint8_t r, void *src, size_t src_size) {
|
||||||
|
uint32_t val = r;
|
||||||
|
if (src_size <= 3) {
|
||||||
|
memcpy(((uint8_t *)&val) + 1, src, src_size);
|
||||||
|
return i2c_write(i2c_get_registers_from_id(id), &val, src_size + 1, device);
|
||||||
|
} else {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Writes bytes to device over I2C. */
|
||||||
|
bool i2c_write(volatile i2c_registers_t *regs, uint8_t device, void *src, size_t src_size) {
|
||||||
|
if (src_size > 4) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Set device for 7-bit write mode. */
|
||||||
|
regs->I2C_I2C_CMD_ADDR0_0 = device << 1;
|
||||||
|
|
||||||
|
/* Load in data to write. */
|
||||||
|
regs->I2C_I2C_CMD_DATA1_0 = read32le(src, 0);
|
||||||
|
|
||||||
|
/* Set config with LENGTH = src_size, NEW_MASTER_FSM, DEBOUNCE_CNT = 4T. */
|
||||||
|
regs->I2C_I2C_CNFG_0 = ((src_size << 1) - 2) | 0x2800;
|
||||||
|
|
||||||
|
i2c_load_config(regs);
|
||||||
|
|
||||||
|
/* Config |= SEND; */
|
||||||
|
regs->I2C_I2C_CNFG_0 |= 0x200;
|
||||||
|
|
||||||
|
|
||||||
|
while (regs->I2C_I2C_STATUS_0 & 0x100) {
|
||||||
|
/* Wait until not busy. */
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Return CMD1_STAT == SL1_XFER_SUCCESSFUL. */
|
||||||
|
return (regs->I2C_I2C_STATUS_0 & 0xF) == 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Reads bytes from device over I2C. */
|
||||||
|
bool i2c_read(volatile i2c_registers_t *regs, uint8_t device, void *dst, size_t dst_size) {
|
||||||
|
if (dst_size > 4) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Set device for 7-bit read mode. */
|
||||||
|
regs->I2C_I2C_CMD_ADDR0_0 = (device << 1) | 1;
|
||||||
|
|
||||||
|
/* Set config with LENGTH = dst_size, NEW_MASTER_FSM, DEBOUNCE_CNT = 4T. */
|
||||||
|
regs->I2C_I2C_CNFG_0 = ((dst_size << 1) - 2) | 0x2840;
|
||||||
|
|
||||||
|
i2c_load_config(regs);
|
||||||
|
|
||||||
|
/* Config |= SEND; */
|
||||||
|
regs->I2C_I2C_CNFG_0 |= 0x200;
|
||||||
|
|
||||||
|
|
||||||
|
while (regs->I2C_I2C_STATUS_0 & 0x100) {
|
||||||
|
/* Wait until not busy. */
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Ensure success. */
|
||||||
|
if ((regs->I2C_I2C_STATUS_0 & 0xF) != 0) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t val = regs->I2C_I2C_CMD_DATA1_0;
|
||||||
|
memcpy(dst, &val, dst_size);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
70
exosphere/i2c.h
Normal file
70
exosphere/i2c.h
Normal file
|
|
@ -0,0 +1,70 @@
|
||||||
|
#ifndef EXOSPHERE_I2C_H
|
||||||
|
#define EXOSPHERE_I2C_H
|
||||||
|
|
||||||
|
#include <stdbool.h>
|
||||||
|
#include <stdint.h>
|
||||||
|
#include "mmu.h"
|
||||||
|
|
||||||
|
/* Exosphere driver for the Tegra X1 I2C registers. */
|
||||||
|
|
||||||
|
typedef struct {
|
||||||
|
uint32_t I2C_I2C_CNFG_0;
|
||||||
|
uint32_t I2C_I2C_CMD_ADDR0_0;
|
||||||
|
uint32_t I2C_I2C_CMD_ADDR1_0;
|
||||||
|
uint32_t I2C_I2C_CMD_DATA1_0;
|
||||||
|
uint32_t I2C_I2C_CMD_DATA2_0;
|
||||||
|
uint32_t _0x14;
|
||||||
|
uint32_t _0x18;
|
||||||
|
uint32_t I2C_I2C_STATUS_0;
|
||||||
|
uint32_t I2C_I2C_SL_CNFG_0;
|
||||||
|
uint32_t I2C_I2C_SL_RCVD_0;
|
||||||
|
uint32_t I2C_I2C_SL_STATUS_0;
|
||||||
|
uint32_t I2C_I2C_SL_ADDR1_0;
|
||||||
|
uint32_t I2C_I2C_SL_ADDR2_0;
|
||||||
|
uint32_t I2C_I2C_TLOW_SEXT_0;
|
||||||
|
uint32_t _0x38;
|
||||||
|
uint32_t I2C_I2C_SL_DELAY_COUNT_0;
|
||||||
|
uint32_t I2C_I2C_SL_INT_MASK_0;
|
||||||
|
uint32_t I2C_I2C_SL_INT_SOURCE_0;
|
||||||
|
uint32_t I2C_I2C_SL_INT_SET_0;
|
||||||
|
uint32_t _0x4C;
|
||||||
|
uint32_t I2C_I2C_TX_PACKET_FIFO_0;
|
||||||
|
uint32_t I2C_I2C_RX_FIFO_0;
|
||||||
|
uint32_t I2C_PACKET_TRANSFER_STATUS_0;
|
||||||
|
uint32_t I2C_FIFO_CONTROL_0;
|
||||||
|
uint32_t I2C_FIFO_STATUS_0;
|
||||||
|
uint32_t I2C_INTERRUPT_MASK_REGISTER_0;
|
||||||
|
uint32_t I2C_INTERRUPT_STATUS_REGISTER_0;
|
||||||
|
uint32_t I2C_I2C_CLK_DIVISOR_REGISTER_0;
|
||||||
|
uint32_t I2C_I2C_INTERRUPT_SOURCE_REGISTER_0;
|
||||||
|
uint32_t I2C_I2C_INTERRUPT_SET_REGISTER_0;
|
||||||
|
uint32_t I2C_I2C_SLV_TX_PACKET_FIFO_0;
|
||||||
|
uint32_t I2C_I2C_SLV_RX_FIFO_0;
|
||||||
|
uint32_t I2C_I2C_SLV_PACKET_STATUS_0;
|
||||||
|
uint32_t I2C_I2C_BUS_CLEAR_CONFIG_0;
|
||||||
|
uint32_t I2C_I2C_BUS_CLEAR_STATUS_0;
|
||||||
|
uint32_t I2C_I2C_CONFIG_LOAD_0;
|
||||||
|
uint32_t _0x90;
|
||||||
|
uint32_t I2C_I2C_INTERFACE_TIMING_0_0;
|
||||||
|
uint32_t I2C_I2C_INTERFACE_TIMING_1_0;
|
||||||
|
uint32_t I2C_I2C_HS_INTERFACE_TIMING_0_0;
|
||||||
|
uint32_t I2C_I2C_HS_INTERFACE_TIMING_1_0;
|
||||||
|
} i2c_registers_t;
|
||||||
|
|
||||||
|
|
||||||
|
#define I2C1_REGS ((volatile i2c_registers_t *)(mmio_get_device_address(MMIO_DEVID_DTV_I2C234) + 0x000))
|
||||||
|
#define I2C2_REGS ((volatile i2c_registers_t *)(mmio_get_device_address(MMIO_DEVID_DTV_I2C234) + 0x400))
|
||||||
|
#define I2C3_REGS ((volatile i2c_registers_t *)(mmio_get_device_address(MMIO_DEVID_DTV_I2C234) + 0x500))
|
||||||
|
#define I2C4_REGS ((volatile i2c_registers_t *)(mmio_get_device_address(MMIO_DEVID_DTV_I2C234) + 0x700))
|
||||||
|
#define I2C5_REGS ((volatile i2c_registers_t *)(mmio_get_device_address(MMIO_DEVID_I2C56_SPI2B) + 0x000))
|
||||||
|
#define I2C6_REGS ((volatile i2c_registers_t *)(mmio_get_device_address(MMIO_DEVID_I2C56_SPI2B) + 0x100))
|
||||||
|
|
||||||
|
void i2c_init(unsigned int id);
|
||||||
|
|
||||||
|
void i2c_send_pmic_cpu_shutdown_cmd(void);
|
||||||
|
|
||||||
|
bool i2c_query_ti_charger_bit_7(void);
|
||||||
|
void i2c_clear_ti_charger_bit_7(void);
|
||||||
|
void i2c_set_ti_charger_bit_7(void);
|
||||||
|
|
||||||
|
#endif
|
||||||
Loading…
Reference in a new issue