mirror of
https://github.com/Atmosphere-NX/Atmosphere.git
synced 2024-11-30 07:42:13 +00:00
f66b41c027
exo2: Implement uncompressor stub and boot code up to Main(). exo2: implement some more init (uart/gic) exo2: implement more of init exo2: improve reg api, add keyslot flag setters exo2: implement se aes decryption/enc exo2: fix bugs in loader stub/mmu mappings exo2: start skeletoning bootconfig/global context types arch: fix makefile flags exo2: implement through master key derivation exo2: implement device master keygen exo2: more init through start of SetupSocSecurity exo2: implement pmc secure scratch management se: implement sticky bit validation libexosphere: fix building for arm32 libexo: fix makefile flags libexo: support building for arm64/arm sc7fw: skeleton binary sc7fw: skeleton a little more sc7fw: implement all non-dram functionality exo2: fix DivideUp error sc7fw: implement more dram code, fix reg library errors sc7fw: complete sc7fw impl. exo2: skeleton the rest of SetupSocSecurity exo2: implement fiq interrupt handler exo2: implement all exception handlers exo2: skeleton the entire smc api, implement the svc invoker exo2: implement rest of SetupSocSecurity exo2: correct slave security errors exo2: fix register definition exo2: minor fixes
114 lines
3.5 KiB
C++
114 lines
3.5 KiB
C++
/*
|
|
* Copyright (c) 2018-2020 Atmosphère-NX
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#include <exosphere.hpp>
|
|
#include "se_execute.hpp"
|
|
|
|
namespace ams::se {
|
|
|
|
namespace {
|
|
|
|
constinit uintptr_t g_register_address = secmon::MemoryRegionPhysicalDeviceSecurityEngine.GetAddress();
|
|
constinit DoneHandler g_done_handler = nullptr;
|
|
|
|
}
|
|
|
|
volatile SecurityEngineRegisters *GetRegisters() {
|
|
return reinterpret_cast<volatile SecurityEngineRegisters *>(g_register_address);
|
|
}
|
|
|
|
void SetRegisterAddress(uintptr_t address) {
|
|
g_register_address = address;
|
|
}
|
|
|
|
void Initialize() {
|
|
auto *SE = GetRegisters();
|
|
AMS_ABORT_UNLESS(reg::HasValue(SE->SE_STATUS, SE_REG_BITS_ENUM(STATUS_STATE, IDLE)));
|
|
}
|
|
|
|
void SetSecure(bool secure) {
|
|
auto *SE = GetRegisters();
|
|
|
|
/* Set the security software setting. */
|
|
if (secure) {
|
|
reg::ReadWrite(SE->SE_SE_SECURITY, SE_REG_BITS_ENUM(SECURITY_SOFT_SETTING, SECURE));
|
|
} else {
|
|
reg::ReadWrite(SE->SE_SE_SECURITY, SE_REG_BITS_ENUM(SECURITY_SOFT_SETTING, NONSECURE));
|
|
}
|
|
|
|
/* Read the status register to force an update. */
|
|
reg::Read(SE->SE_SE_SECURITY);
|
|
}
|
|
|
|
void SetTzramSecure() {
|
|
auto *SE = GetRegisters();
|
|
|
|
/* Set the TZRAM setting to secure. */
|
|
SE->SE_TZRAM_SECURITY = SE_TZRAM_SETTING_SECURE;
|
|
}
|
|
|
|
void SetPerKeySecure() {
|
|
auto *SE = GetRegisters();
|
|
|
|
/* Clear AES PerKey security. */
|
|
SE->SE_CRYPTO_SECURITY_PERKEY = 0;
|
|
|
|
/* Clear RSA PerKey security. */
|
|
SE->SE_RSA_SECURITY_PERKEY = 0;
|
|
|
|
/* Update PERKEY_SETTING to secure. */
|
|
reg::ReadWrite(SE->SE_SE_SECURITY, SE_REG_BITS_ENUM(SECURITY_PERKEY_SETTING, SECURE));
|
|
}
|
|
|
|
void Lockout() {
|
|
auto *SE = GetRegisters();
|
|
|
|
/* Lock access to the AES keyslots. */
|
|
for (int i = 0; i < AesKeySlotCount; ++i) {
|
|
SE->SE_CRYPTO_KEYTABLE_ACCESS[i] = 0;
|
|
}
|
|
|
|
/* Lock access to the RSA keyslots. */
|
|
for (int i = 0; i < RsaKeySlotCount; ++i) {
|
|
SE->SE_RSA_KEYTABLE_ACCESS[i] = 0;
|
|
}
|
|
|
|
/* Set Per Key secure. */
|
|
SetPerKeySecure();
|
|
|
|
/* Configure SE_SECURITY. */
|
|
{
|
|
reg::ReadWrite(SE->SE_SE_SECURITY, SE_REG_BITS_ENUM(SECURITY_HARD_SETTING, SECURE),
|
|
SE_REG_BITS_ENUM(SECURITY_ENG_DIS, DISABLE),
|
|
SE_REG_BITS_ENUM(SECURITY_PERKEY_SETTING, SECURE),
|
|
SE_REG_BITS_ENUM(SECURITY_SOFT_SETTING, SECURE));
|
|
}
|
|
}
|
|
|
|
void HandleInterrupt() {
|
|
/* Get the registers. */
|
|
auto *SE = GetRegisters();
|
|
|
|
/* Disable the SE interrupt. */
|
|
reg::Write(SE->SE_INT_ENABLE, 0);
|
|
|
|
/* Execute the handler if we have one. */
|
|
if (const auto handler = g_done_handler; handler != nullptr) {
|
|
g_done_handler = nullptr;
|
|
handler();
|
|
}
|
|
}
|
|
|
|
}
|