Add Umaal & Vabd_I, Vabdl_I, Vaddl_I, Vhadd, Vqshrn, Vshll inst.s (slow paths). (#1577)
* Add Umaal & Vabd_I, Vabdl_I, Vaddl_I, Vhadd, Vqshrn, Vshll inst.s (slow paths).
No test provided (i.e. draft).
* Ptc InternalVersion = 1577
2020-10-13 21:41:33 +01:00
|
|
|
|
namespace ARMeilleure.Decoders
|
|
|
|
|
|
{
|
|
|
|
|
|
class OpCode32SimdShImmLong : OpCode32Simd
|
|
|
|
|
|
{
|
2020-10-21 13:13:44 +01:00
|
|
|
|
public int Shift { get; }
|
|
|
|
|
|
|
|
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdShImmLong(inst, address, opCode);
|
Add Umaal & Vabd_I, Vabdl_I, Vaddl_I, Vhadd, Vqshrn, Vshll inst.s (slow paths). (#1577)
* Add Umaal & Vabd_I, Vabdl_I, Vaddl_I, Vhadd, Vqshrn, Vshll inst.s (slow paths).
No test provided (i.e. draft).
* Ptc InternalVersion = 1577
2020-10-13 21:41:33 +01:00
|
|
|
|
|
|
|
|
|
|
public OpCode32SimdShImmLong(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|
|
|
|
|
{
|
|
|
|
|
|
Q = false;
|
|
|
|
|
|
RegisterSize = RegisterSize.Simd64;
|
|
|
|
|
|
|
|
|
|
|
|
int imm6 = (opCode >> 16) & 0x3f;
|
|
|
|
|
|
|
|
|
|
|
|
if ((imm6 & 0x20) == 0b100000)
|
|
|
|
|
|
{
|
|
|
|
|
|
Size = 2;
|
|
|
|
|
|
Shift = imm6 - 32;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if ((imm6 & 0x30) == 0b010000)
|
|
|
|
|
|
{
|
|
|
|
|
|
Size = 1;
|
|
|
|
|
|
Shift = imm6 - 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if ((imm6 & 0x38) == 0b001000)
|
|
|
|
|
|
{
|
|
|
|
|
|
Size = 0;
|
|
|
|
|
|
Shift = imm6 - 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
Instruction = InstDescriptor.Undefined;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if (GetType() == typeof(OpCode32SimdShImmLong) && DecoderHelper.VectorArgumentsInvalid(true, Vd))
|
|
|
|
|
|
{
|
|
|
|
|
|
Instruction = InstDescriptor.Undefined;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
