mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-11-27 20:22:01 +00:00
32 lines
985 B
C#
32 lines
985 B
C#
|
namespace ARMeilleure.Decoders
|
|||
|
{
|
|||
|
class OpCode32SimdS : OpCode32, IOpCode32Simd
|
|||
|
{
|
|||
|
public int Vd { get; private set; }
|
|||
|
public int Vm { get; private set; }
|
|||
|
public int Opc { get; protected set; }
|
|||
|
public int Size { get; protected set; }
|
|||
|
|
|||
|
public OpCode32SimdS(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|||
|
{
|
|||
|
Opc = (opCode >> 15) & 0x3;
|
|||
|
Size = (opCode >> 8) & 0x3;
|
|||
|
|
|||
|
bool single = Size != 3;
|
|||
|
|
|||
|
RegisterSize = single ? RegisterSize.Int32 : RegisterSize.Int64;
|
|||
|
|
|||
|
if (single)
|
|||
|
{
|
|||
|
Vm = ((opCode >> 5) & 0x1) | ((opCode << 1) & 0x1e);
|
|||
|
Vd = ((opCode >> 22) & 0x1) | ((opCode >> 11) & 0x1e);
|
|||
|
}
|
|||
|
else
|
|||
|
{
|
|||
|
Vm = ((opCode >> 1) & 0x10) | ((opCode >> 0) & 0xf);
|
|||
|
Vd = ((opCode >> 18) & 0x10) | ((opCode >> 12) & 0xf);
|
|||
|
}
|
|||
|
}
|
|||
|
}
|
|||
|
}
|