mirrors/Ryujinx
1
0
Fork 0
mirror of https://github.com/Ryujinx/Ryujinx.git synced 2024-12-12 02:42:03 +00:00
Code Issues Releases Activity
Ryujinx/ARMeilleure/Translation
History
mageven 69f8722e79
Fix inconsistencies in progress reporting (#2129) 
Signal and setup events correctly
Eliminate possible races
Use a single event
Mark volatiles and reduce scope of waithandles
Common handler
100ms -> 50ms
2021-03-22 19:40:07 +01:00
..
Cache PPTC Follow-up. (#1712) 2020-12-17 20:32:09 +01:00
PTC Fix inconsistencies in progress reporting (#2129) 2021-03-22 19:40:07 +01:00
ArmEmitterContext.cs Clear JIT cache on exit (#1518) 2020-12-16 17:07:42 -03:00
Compiler.cs Clear JIT cache on exit (#1518) 2020-12-16 17:07:42 -03:00
CompilerContext.cs
CompilerOptions.cs
ControlFlowGraph.cs Implement block placement (#1549) 2020-09-19 20:00:24 -03:00
DelegateHelper.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
DelegateInfo.cs PPTC Follow-up. (#1712) 2020-12-17 20:32:09 +01:00
Delegates.cs Implement VCNT instruction (#1963) 2021-02-22 16:26:13 +01:00
DirectCallStubs.cs PPTC & Pool Enhancements. (#1968) 2021-02-22 03:23:48 +01:00
Dominance.cs Replace LinkedList by IntrusiveList to avoid allocations on JIT (#931) 2020-02-17 22:30:54 +01:00
EmitterContext.cs PPTC & Pool Enhancements. (#1968) 2021-02-22 03:23:48 +01:00
GuestFunction.cs
RegisterToLocal.cs Replace LinkedList by IntrusiveList to avoid allocations on JIT (#931) 2020-02-17 22:30:54 +01:00
RegisterUsage.cs Remove old, unused CPU optimization (#1586) 2020-09-30 16:16:34 -03:00
RejitRequest.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
SsaConstruction.cs Add most of the A32 instruction set to ARMeilleure (#897) 2020-02-24 08:20:40 +11:00
SsaDeconstruction.cs PPTC Follow-up. (#1712) 2020-12-17 20:32:09 +01:00
TranslatedFunction.cs Disable partial JIT invalidation on unmap (#1991) 2021-02-08 10:25:14 +11:00
Translator.cs PPTC & Pool Enhancements. (#1968) 2021-02-22 03:23:48 +01:00