LDj3SNuD 430ba6da65 CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" variant & Sse fast path and slow path for both the "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. (#1817) ... * Add Pmull_V Sse fast path only, both "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. * Add Clmul fast path for the 128 bits variant. * Small optimisation (save 60 instructions) for the Sse fast path about the 128 bits variant. * Add slow path, both variants. Fix V128 Shl/Shr when shift = 0. * A32: Add Vmull_I P64 variant (slow path); not tested. * A32: Add Vmull_I_P8_P64 Test and fix P64 variant.		2021-01-04 23:45:54 +01:00
..
EncodingCache.cs	Add Profiled Persistent Translation Cache. (#769)	2020-06-16 20:28:02 +02:00
Ptc.cs	CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" variant & Sse fast path and slow path for both the "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. (#1817)	2021-01-04 23:45:54 +01:00
PtcInfo.cs	PPTC Follow-up. (#1712)	2020-12-17 20:32:09 +01:00
PtcJumpTable.cs	PPTC Follow-up. (#1712)	2020-12-17 20:32:09 +01:00
PtcProfiler.cs	Free up memory allocated by Pools during any PPTC translations at boot time. (#1814)	2020-12-24 03:58:36 +01:00
PtcState.cs	Add Profiled Persistent Translation Cache. (#769)	2020-06-16 20:28:02 +02:00
RelocEntry.cs	PPTC Follow-up. (#1712)	2020-12-17 20:32:09 +01:00