This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
Ryujinx
Watch
1
Star
0
Fork
You've already forked Ryujinx
0
mirror of
https://github.com/Ryujinx/Ryujinx.git
synced
2024-12-02 15:32:01 +00:00
Code
Issues
Releases
Activity
571496d243
Ryujinx
/
Ryujinx.Tests
/
Cpu
History
merry
86b37d0ff7
ARMeilleure: A32: Implement SHSUB8 and UHSUB8 (
#3089
)
...
* ARMeilleure: A32: Implement UHSUB8 * ARMeilleure: A32: Implement SHSUB8
2022-02-08 10:46:42 +01:00
..
CpuTest.cs
CpuTest32.cs
CpuTestAlu.cs
CpuTestAlu32.cs
CpuTestAluBinary.cs
CpuTestAluBinary32.cs
CpuTestAluImm.cs
CpuTestAluRs.cs
CpuTestAluRs32.cs
CpuTestAluRx.cs
CpuTestBf32.cs
CpuTestBfm.cs
CpuTestCcmpImm.cs
CpuTestCcmpReg.cs
CpuTestCsel.cs
CpuTestMisc.cs
CpuTestMisc32.cs
CpuTestMov.cs
CpuTestMul.cs
CpuTestMul32.cs
CpuTestSimd.cs
CpuTestSimd32.cs
CpuTestSimdCrypto.cs
CpuTestSimdCrypto32.cs
CpuTestSimdCvt.cs
CpuTestSimdCvt32.cs
CpuTestSimdExt.cs
CpuTestSimdFcond.cs
CpuTestSimdFmov.cs
CpuTestSimdImm.cs
CpuTestSimdIns.cs
CpuTestSimdLogical32.cs
CpuTestSimdMemory32.cs
CpuTestSimdMov32.cs
CpuTestSimdReg.cs
CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" variant & Sse fast path and slow path for both the "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. (
#1817
)
2021-01-04 23:45:54 +01:00
CpuTestSimdReg32.cs
CpuTestSimdRegElem.cs
CpuTestSimdRegElem32.cs
CpuTestSimdRegElemF.cs
CpuTestSimdShImm.cs
CpuTestSimdShImm32.cs
CpuTestSimdTbl.cs
CpuTestSystem.cs