mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-11-24 00:32:03 +00:00
c1bdf19061
* Implement ARM32 memory instructions: LDM, LDR, LDRB, LDRD, LDRH, LDRSB, LDRSH, STM, STR, STRB, STRD, STRH (immediate and register + immediate variants), implement CMP (immediate and register shifted by immediate variants) * Rename some opcode classes and flag masks for consistency * Fix a few suboptimal ARM32 codegen issues, only loads should be considered on decoder when checking if Rt == PC, and only NZCV flags should be considered for comparison optimizations * Take into account Rt2 for LDRD instructions aswell when checking if the instruction changes PC * Re-align arm32 instructions on the opcode table
22 lines
No EOL
510 B
C#
22 lines
No EOL
510 B
C#
using ChocolArm64.Instructions;
|
|
|
|
namespace ChocolArm64.Decoders
|
|
{
|
|
class OpCodeT16AluImm8 : OpCodeT16, IOpCode32Alu
|
|
{
|
|
private int _rdn;
|
|
|
|
public int Rd => _rdn;
|
|
public int Rn => _rdn;
|
|
|
|
public bool SetFlags => false;
|
|
|
|
public int Imm { get; private set; }
|
|
|
|
public OpCodeT16AluImm8(Inst inst, long position, int opCode) : base(inst, position, opCode)
|
|
{
|
|
Imm = (opCode >> 0) & 0xff;
|
|
_rdn = (opCode >> 8) & 0x7;
|
|
}
|
|
}
|
|
} |