mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-11-23 20:32:28 +00:00
c1bdf19061
* Implement ARM32 memory instructions: LDM, LDR, LDRB, LDRD, LDRH, LDRSB, LDRSH, STM, STR, STRB, STRD, STRH (immediate and register + immediate variants), implement CMP (immediate and register shifted by immediate variants) * Rename some opcode classes and flag masks for consistency * Fix a few suboptimal ARM32 codegen issues, only loads should be considered on decoder when checking if Rt == PC, and only NZCV flags should be considered for comparison optimizations * Take into account Rt2 for LDRD instructions aswell when checking if the instruction changes PC * Re-align arm32 instructions on the opcode table
15 lines
No EOL
370 B
C#
15 lines
No EOL
370 B
C#
using ChocolArm64.Instructions;
|
|
|
|
namespace ChocolArm64.Decoders
|
|
{
|
|
class OpCode32MemImm8 : OpCode32Mem
|
|
{
|
|
public OpCode32MemImm8(Inst inst, long position, int opCode) : base(inst, position, opCode)
|
|
{
|
|
int imm4L = (opCode >> 0) & 0xf;
|
|
int imm4H = (opCode >> 8) & 0xf;
|
|
|
|
Imm = imm4L | (imm4H << 4);
|
|
}
|
|
}
|
|
} |