.. |
CryptoHelper.cs
|
|
|
InstEmitAlu.cs
|
|
|
InstEmitAlu32.cs
|
Implement PLD and SUB (imm16) on T32, plus UADD8, SADD8, USUB8 and SSUB8 on both A32 and T32 (#3693)
|
2022-09-13 19:51:40 -03:00 |
InstEmitAluHelper.cs
|
T32: Add Vfp instructions (#3690)
|
2022-09-10 23:03:14 -03:00 |
InstEmitBfm.cs
|
|
|
InstEmitCcmp.cs
|
|
|
InstEmitCsel.cs
|
|
|
InstEmitDiv.cs
|
|
|
InstEmitException.cs
|
|
|
InstEmitException32.cs
|
|
|
InstEmitFlow.cs
|
|
|
InstEmitFlow32.cs
|
T32: Add Vfp instructions (#3690)
|
2022-09-10 23:03:14 -03:00 |
InstEmitFlowHelper.cs
|
|
|
InstEmitHash.cs
|
|
|
InstEmitHash32.cs
|
|
|
InstEmitHashHelper.cs
|
|
|
InstEmitHelper.cs
|
|
|
InstEmitMemory.cs
|
|
|
InstEmitMemory32.cs
|
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (#3683)
|
2022-09-09 22:09:11 -03:00 |
InstEmitMemoryEx.cs
|
|
|
InstEmitMemoryEx32.cs
|
Implement Thumb (32-bit) memory (ordered), multiply, extension and bitfield instructions (#3687)
|
2022-09-10 22:51:00 -03:00 |
InstEmitMemoryExHelper.cs
|
Reduce JIT GC allocations (#2515)
|
2021-08-17 15:08:34 -03:00 |
InstEmitMemoryHelper.cs
|
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (#3683)
|
2022-09-09 22:09:11 -03:00 |
InstEmitMove.cs
|
|
|
InstEmitMul.cs
|
|
|
InstEmitMul32.cs
|
Implement Thumb (32-bit) memory (ordered), multiply, extension and bitfield instructions (#3687)
|
2022-09-10 22:51:00 -03:00 |
InstEmitSimdArithmetic.cs
|
|
|
InstEmitSimdArithmetic32.cs
|
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
2022-09-09 21:47:38 -03:00 |
InstEmitSimdCmp.cs
|
|
|
InstEmitSimdCmp32.cs
|
|
|
InstEmitSimdCrypto.cs
|
|
|
InstEmitSimdCrypto32.cs
|
|
|
InstEmitSimdCvt.cs
|
Implement CPU FCVT Half <-> Double conversion variants (#3439)
|
2022-07-06 13:40:31 +02:00 |
InstEmitSimdCvt32.cs
|
Implement VRINT (vector) Arm32 NEON instructions (#3691)
|
2022-09-11 15:44:27 +00:00 |
InstEmitSimdHash.cs
|
|
|
InstEmitSimdHash32.cs
|
|
|
InstEmitSimdHashHelper.cs
|
|
|
InstEmitSimdHelper.cs
|
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
2022-09-09 21:47:38 -03:00 |
InstEmitSimdHelper32.cs
|
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
2022-09-09 21:47:38 -03:00 |
InstEmitSimdLogical.cs
|
|
|
InstEmitSimdLogical32.cs
|
|
|
InstEmitSimdMemory.cs
|
|
|
InstEmitSimdMemory32.cs
|
Fix increment on Arm32 NEON VLDn/VSTn instructions with regs > 1 (#3695)
|
2022-09-13 08:24:09 +02:00 |
InstEmitSimdMove.cs
|
|
|
InstEmitSimdMove32.cs
|
|
|
InstEmitSimdShift.cs
|
Implemented in IR the managed methods of the Saturating region ... (#3665)
|
2022-09-08 19:40:41 -03:00 |
InstEmitSimdShift32.cs
|
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
2022-09-09 21:47:38 -03:00 |
InstEmitSystem.cs
|
|
|
InstEmitSystem32.cs
|
Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPADDL, VSUBL, VQDMULH and VMLAL Arm32 NEON instructions (#3677)
|
2022-09-09 21:47:38 -03:00 |
InstName.cs
|
Implement PLD and SUB (imm16) on T32, plus UADD8, SADD8, USUB8 and SSUB8 on both A32 and T32 (#3693)
|
2022-09-13 19:51:40 -03:00 |
NativeInterface.cs
|
Removed unused usings. (#3593)
|
2022-08-18 18:04:54 +02:00 |
SoftFallback.cs
|
Implemented in IR the managed methods of the Saturating region ... (#3665)
|
2022-09-08 19:40:41 -03:00 |
SoftFloat.cs
|
|
|