mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-12-21 08:32:00 +00:00
36 lines
1.3 KiB
C#
36 lines
1.3 KiB
C#
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCode32SimdDupGP : OpCode32, IOpCode32Simd
|
|
{
|
|
public int Size { get; }
|
|
public int Vd { get; }
|
|
public int Rt { get; }
|
|
public bool Q { get; }
|
|
|
|
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdDupGP(inst, address, opCode, false);
|
|
public static OpCode CreateT32(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdDupGP(inst, address, opCode, true);
|
|
|
|
public OpCode32SimdDupGP(InstDescriptor inst, ulong address, int opCode, bool isThumb) : base(inst, address, opCode)
|
|
{
|
|
IsThumb = isThumb;
|
|
|
|
Size = 2 - (((opCode >> 21) & 0x2) | ((opCode >> 5) & 0x1)); // B:E - 0 for 32, 16 then 8.
|
|
if (Size == -1)
|
|
{
|
|
Instruction = InstDescriptor.Undefined;
|
|
return;
|
|
}
|
|
Q = ((opCode >> 21) & 0x1) != 0;
|
|
|
|
RegisterSize = Q ? RegisterSize.Simd128 : RegisterSize.Simd64;
|
|
|
|
Vd = ((opCode >> 3) & 0x10) | ((opCode >> 16) & 0xf);
|
|
Rt = ((opCode >> 12) & 0xf);
|
|
|
|
if (DecoderHelper.VectorArgumentsInvalid(Q, Vd))
|
|
{
|
|
Instruction = InstDescriptor.Undefined;
|
|
}
|
|
}
|
|
}
|
|
}
|