1
0
Fork 0
mirror of https://github.com/Ryujinx/Ryujinx.git synced 2025-02-10 12:25:01 +00:00
Ryujinx/ARMeilleure/Instructions
gdkchan f0824fde9f
Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)
* Add host CPU memory barriers for DMB/DSB and ordered load/store

* PPTC version bump

* Revert to old barrier order
2022-01-21 12:47:34 -03:00
..
CryptoHelper.cs
InstEmitAlu.cs
InstEmitAlu32.cs
InstEmitAluHelper.cs
InstEmitBfm.cs
InstEmitCcmp.cs
InstEmitCsel.cs
InstEmitDiv.cs
InstEmitException.cs
InstEmitException32.cs
InstEmitFlow.cs
InstEmitFlow32.cs
InstEmitFlowHelper.cs
InstEmitHash.cs
InstEmitHash32.cs
InstEmitHashHelper.cs
InstEmitHelper.cs Reduce JIT GC allocations (#2515) 2021-08-17 15:08:34 -03:00
InstEmitMemory.cs
InstEmitMemory32.cs
InstEmitMemoryEx.cs Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015) 2022-01-21 12:47:34 -03:00
InstEmitMemoryEx32.cs Implement CSDB instruction (#2927) 2021-12-19 11:19:05 -03:00
InstEmitMemoryExHelper.cs
InstEmitMemoryHelper.cs
InstEmitMove.cs
InstEmitMul.cs
InstEmitMul32.cs
InstEmitSimdArithmetic.cs
InstEmitSimdArithmetic32.cs
InstEmitSimdCmp.cs
InstEmitSimdCmp32.cs
InstEmitSimdCrypto.cs
InstEmitSimdCrypto32.cs
InstEmitSimdCvt.cs
InstEmitSimdCvt32.cs
InstEmitSimdHash.cs
InstEmitSimdHelper.cs
InstEmitSimdHelper32.cs
InstEmitSimdLogical.cs
InstEmitSimdLogical32.cs
InstEmitSimdMemory.cs
InstEmitSimdMemory32.cs
InstEmitSimdMove.cs
InstEmitSimdMove32.cs
InstEmitSimdShift.cs
InstEmitSimdShift32.cs
InstEmitSystem.cs
InstEmitSystem32.cs
InstName.cs
NativeInterface.cs
SoftFallback.cs
SoftFloat.cs