2018-03-27 00:04:16 +01:00
|
|
|
/*
|
2018-08-05 12:40:32 +01:00
|
|
|
* Copyright (c) 2018 naehrwert
|
|
|
|
|
* Copyright (c) 2018 st4rk
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms and conditions of the GNU General Public License,
|
|
|
|
|
* version 2, as published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
|
* more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
2018-03-27 00:04:16 +01:00
|
|
|
|
2018-03-14 23:26:19 +00:00
|
|
|
#ifndef _PMC_H_
|
|
|
|
|
#define _PMC_H_
|
|
|
|
|
|
|
|
|
|
/*! PMC registers. */
|
2018-11-10 12:11:42 +00:00
|
|
|
#define APBDEV_PMC_CNTRL 0x0
|
|
|
|
|
#define PMC_CNTRL_MAIN_RST (1 << 4)
|
2018-09-24 21:22:19 +01:00
|
|
|
#define APBDEV_PMC_SEC_DISABLE 0x4
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_PWRGATE_TOGGLE 0x30
|
|
|
|
|
#define APBDEV_PMC_PWRGATE_STATUS 0x38
|
|
|
|
|
#define APBDEV_PMC_NO_IOPOWER 0x44
|
2018-05-01 06:15:48 +01:00
|
|
|
#define APBDEV_PMC_SCRATCH0 0x50
|
|
|
|
|
#define APBDEV_PMC_SCRATCH1 0x54
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_SCRATCH20 0xA0
|
2018-05-01 06:15:48 +01:00
|
|
|
#define APBDEV_PMC_PWR_DET_VAL 0xE4
|
2018-11-10 12:11:42 +00:00
|
|
|
#define PMC_PWR_DET_SDMMC1_IO_EN (1 << 12)
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_DDR_PWR 0xE8
|
|
|
|
|
#define APBDEV_PMC_CRYPTO_OP 0xF4
|
|
|
|
|
#define APBDEV_PMC_OSC_EDPD_OVER 0x1A4
|
2018-07-22 13:18:30 +01:00
|
|
|
#define APBDEV_PMC_RST_STATUS 0x1B4
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_IO_DPD_REQ 0x1B8
|
|
|
|
|
#define APBDEV_PMC_IO_DPD2_REQ 0x1C0
|
|
|
|
|
#define APBDEV_PMC_VDDP_SEL 0x1CC
|
2018-11-10 12:11:42 +00:00
|
|
|
#define APBDEV_PMC_DDR_CFG 0x1D0
|
2018-07-22 13:18:30 +01:00
|
|
|
#define APBDEV_PMC_SCRATCH49 0x244
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_TSC_MULT 0x2B4
|
2018-09-24 21:22:19 +01:00
|
|
|
#define APBDEV_PMC_SEC_DISABLE2 0x2C4
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_WEAK_BIAS 0x2C8
|
2018-09-24 21:22:19 +01:00
|
|
|
#define APBDEV_PMC_REG_SHORT 0x2CC
|
|
|
|
|
#define APBDEV_PMC_SEC_DISABLE3 0x2D8
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_SECURE_SCRATCH21 0x334
|
2018-07-09 21:01:40 +01:00
|
|
|
#define APBDEV_PMC_SECURE_SCRATCH32 0x360
|
2018-07-22 13:18:30 +01:00
|
|
|
#define APBDEV_PMC_SECURE_SCRATCH49 0x3A4
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_CNTRL2 0x440
|
2018-11-10 12:11:42 +00:00
|
|
|
#define APBDEV_PMC_IO_DPD3_REQ 0x45C
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_IO_DPD4_REQ 0x464
|
2018-08-05 12:40:32 +01:00
|
|
|
#define APBDEV_PMC_UTMIP_PAD_CFG1 0x4C4
|
|
|
|
|
#define APBDEV_PMC_UTMIP_PAD_CFG3 0x4CC
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_DDR_CNTRL 0x4E4
|
2018-09-24 21:22:19 +01:00
|
|
|
#define APBDEV_PMC_SEC_DISABLE4 0x5B0
|
|
|
|
|
#define APBDEV_PMC_SEC_DISABLE5 0x5B4
|
|
|
|
|
#define APBDEV_PMC_SEC_DISABLE6 0x5B8
|
|
|
|
|
#define APBDEV_PMC_SEC_DISABLE7 0x5BC
|
|
|
|
|
#define APBDEV_PMC_SEC_DISABLE8 0x5C0
|
2018-03-14 23:26:19 +00:00
|
|
|
#define APBDEV_PMC_SCRATCH188 0x810
|
|
|
|
|
#define APBDEV_PMC_SCRATCH190 0x818
|
|
|
|
|
#define APBDEV_PMC_SCRATCH200 0x840
|
|
|
|
|
|
|
|
|
|
#endif
|
