mirrors/hekate
1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2024-11-23 02:16:41 +00:00
Code Issues Releases Activity

bdk: pinmux/pmc: add more defines

Browse source
This commit is contained in:
CTCaer 2022-05-08 05:22:41 +03:00
parent 76d1b4e221
commit 81730c5f7e
2 changed files with 130 additions and 87 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
bdk/soc/pinmux.h
View file

@ -39,6 +39,7 @@
#define PINMUX_AUX_SDMMC3_DAT2 0x2C #define PINMUX_AUX_SDMMC3_DAT2 0x2C
#define PINMUX_AUX_SDMMC3_DAT3 0x30 #define PINMUX_AUX_SDMMC3_DAT3 0x30
#define PINMUX_AUX_SATA_LED_ACTIVE 0x4C #define PINMUX_AUX_SATA_LED_ACTIVE 0x4C
#define PINMUX_AUX_GPIO_PA5_T210B01 PINMUX_AUX_SATA_LED_ACTIVE
#define PINMUX_AUX_DMIC3_CLK 0xB4 #define PINMUX_AUX_DMIC3_CLK 0xB4
#define PINMUX_AUX_DMIC3_DAT 0xB8 #define PINMUX_AUX_DMIC3_DAT 0xB8
#define PINMUX_AUX_CAM_I2C_SCL 0xD4 #define PINMUX_AUX_CAM_I2C_SCL 0xD4
@ -46,7 +47,9 @@
#define PINMUX_AUX_UART2_TX 0xF4 #define PINMUX_AUX_UART2_TX 0xF4
#define PINMUX_AUX_UART3_TX 0x104 #define PINMUX_AUX_UART3_TX 0x104
#define PINMUX_AUX_DAP4_DIN 0x148 #define PINMUX_AUX_DAP4_DIN 0x148
#define PINMUX_AUX_DAP4_DOUT 0x14C
#define PINMUX_AUX_DAP4_SCLK 0x150 #define PINMUX_AUX_DAP4_SCLK 0x150
#define PINMUX_AUX_CLK_32K_OUT 0x164
#define PINMUX_AUX_GPIO_X1_AUD 0x18C #define PINMUX_AUX_GPIO_X1_AUD 0x18C
#define PINMUX_AUX_GPIO_X3_AUD 0x190 #define PINMUX_AUX_GPIO_X3_AUD 0x190
#define PINMUX_AUX_SPDIF_IN 0x1A4 #define PINMUX_AUX_SPDIF_IN 0x1A4
@ -57,19 +60,25 @@
#define PINMUX_AUX_AP_WAKE_NFC 0x1CC #define PINMUX_AUX_AP_WAKE_NFC 0x1CC
#define PINMUX_AUX_NFC_EN 0x1D0 #define PINMUX_AUX_NFC_EN 0x1D0
#define PINMUX_AUX_NFC_INT 0x1D4 #define PINMUX_AUX_NFC_INT 0x1D4
#define PINMUX_AUX_CAM_RST 0x1E0
#define PINMUX_AUX_CAM1_PWDN 0x1EC #define PINMUX_AUX_CAM1_PWDN 0x1EC
#define PINMUX_AUX_CAM2_PWDN 0x1F0 #define PINMUX_AUX_CAM2_PWDN 0x1F0
#define PINMUX_AUX_CAM1_STROBE 0x1F4
#define PINMUX_AUX_LCD_BL_PWM 0x1FC #define PINMUX_AUX_LCD_BL_PWM 0x1FC
#define PINMUX_AUX_LCD_BL_EN 0x200 #define PINMUX_AUX_LCD_BL_EN 0x200
#define PINMUX_AUX_LCD_RST 0x204 #define PINMUX_AUX_LCD_RST 0x204
#define PINMUX_AUX_LCD_GPIO1 0x208 #define PINMUX_AUX_LCD_GPIO1 0x208
#define PINMUX_AUX_LCD_GPIO2 0x20C #define PINMUX_AUX_LCD_GPIO2 0x20C
#define PINMUX_AUX_TOUCH_CLK 0x218
#define PINMUX_AUX_TOUCH_INT 0x220 #define PINMUX_AUX_TOUCH_INT 0x220
#define PINMUX_AUX_MOTION_INT 0x224 #define PINMUX_AUX_MOTION_INT 0x224
#define PINMUX_AUX_ALS_PROX_INT 0x228
#define PINMUX_AUX_BUTTON_HOME 0x240 #define PINMUX_AUX_BUTTON_HOME 0x240
#define PINMUX_AUX_GPIO_PE6 0x248 #define PINMUX_AUX_GPIO_PE6 0x248
#define PINMUX_AUX_GPIO_PE7 0x24C
#define PINMUX_AUX_GPIO_PH6 0x250 #define PINMUX_AUX_GPIO_PH6 0x250
#define PINMUX_AUX_GPIO_PK3 0x260 #define PINMUX_AUX_GPIO_PK3 0x260
#define PINMUX_AUX_GPIO_PK7 0x270
#define PINMUX_AUX_GPIO_PZ1 0x280 #define PINMUX_AUX_GPIO_PZ1 0x280
/* Only in T210B01 */ /* Only in T210B01 */
#define PINMUX_AUX_SDMMC2_DAT0 0x294 #define PINMUX_AUX_SDMMC2_DAT0 0x294

208
bdk/soc/pmc.h
View file

@ -22,96 +22,130 @@
#include <utils/types.h> #include <utils/types.h>
/*! PMC registers. */ /*! PMC registers. */
#define APBDEV_PMC_CNTRL 0x0 #define APBDEV_PMC_CNTRL 0x0
#define PMC_CNTRL_MAIN_RST BIT(4) #define PMC_CNTRL_RTC_CLK_DIS BIT(1)
#define APBDEV_PMC_SEC_DISABLE 0x4 #define PMC_CNTRL_RTC_RST BIT(2)
#define APBDEV_PMC_PWRGATE_TOGGLE 0x30 #define PMC_CNTRL_MAIN_RST BIT(4)
#define APBDEV_PMC_PWRGATE_STATUS 0x38 #define PMC_CNTRL_LATCHWAKE_EN BIT(5)
#define APBDEV_PMC_NO_IOPOWER 0x44 #define PMC_CNTRL_BLINK_EN BIT(7)
#define PMC_NO_IOPOWER_SDMMC1_IO_EN BIT(12) #define PMC_CNTRL_PWRREQ_OE BIT(9)
#define PMC_NO_IOPOWER_AUDIO_HV BIT(18) #define PMC_CNTRL_SYSCLK_OE BIT(11)
#define PMC_NO_IOPOWER_GPIO_IO_EN BIT(21) #define PMC_CNTRL_PWRGATE_DIS BIT(12)
#define APBDEV_PMC_SCRATCH0 0x50 #define PMC_CNTRL_SIDE_EFFECT_LP0 BIT(14)
#define PMC_SCRATCH0_MODE_WARMBOOT BIT(0) #define PMC_CNTRL_CPUPWRREQ_OE BIT(16)
#define PMC_SCRATCH0_MODE_RCM BIT(1) #define PMC_CNTRL_FUSE_OVERRIDE BIT(18)
#define PMC_SCRATCH0_MODE_PAYLOAD BIT(29) #define PMC_CNTRL_SHUTDOWN_OE BIT(22)
#define PMC_SCRATCH0_MODE_FASTBOOT BIT(30) #define APBDEV_PMC_SEC_DISABLE 0x4
#define PMC_SCRATCH0_MODE_RECOVERY BIT(31) #define APBDEV_PMC_PWRGATE_TOGGLE 0x30
#define PMC_SCRATCH0_MODE_CUSTOM_ALL (PMC_SCRATCH0_MODE_RECOVERY | PMC_SCRATCH0_MODE_FASTBOOT | PMC_SCRATCH0_MODE_PAYLOAD) #define APBDEV_PMC_PWRGATE_STATUS 0x38
#define APBDEV_PMC_SCRATCH1 0x54 #define APBDEV_PMC_NO_IOPOWER 0x44
#define APBDEV_PMC_SCRATCH20 0xA0 #define PMC_NO_IOPOWER_SDMMC1_IO_EN BIT(12)
#define APBDEV_PMC_SECURE_SCRATCH4 0xC0 #define PMC_NO_IOPOWER_AUDIO_HV BIT(18)
#define APBDEV_PMC_SECURE_SCRATCH5 0xC4 #define PMC_NO_IOPOWER_GPIO_IO_EN BIT(21)
#define APBDEV_PMC_PWR_DET_VAL 0xE4 #define APBDEV_PMC_SCRATCH0 0x50
#define PMC_PWR_DET_SDMMC1_IO_EN BIT(12) #define PMC_SCRATCH0_MODE_WARMBOOT BIT(0)
#define PMC_PWR_DET_AUDIO_HV BIT(18) #define PMC_SCRATCH0_MODE_RCM BIT(1)
#define PMC_PWR_DET_GPIO_IO_EN BIT(21) #define PMC_SCRATCH0_MODE_PAYLOAD BIT(29)
#define APBDEV_PMC_DDR_PWR 0xE8 #define PMC_SCRATCH0_MODE_FASTBOOT BIT(30)
#define APBDEV_PMC_USB_AO 0xF0 #define PMC_SCRATCH0_MODE_RECOVERY BIT(31)
#define APBDEV_PMC_CRYPTO_OP 0xF4 #define PMC_SCRATCH0_MODE_CUSTOM_ALL (PMC_SCRATCH0_MODE_RECOVERY | \
#define PMC_CRYPTO_OP_SE_ENABLE 0 PMC_SCRATCH0_MODE_FASTBOOT | \
#define PMC_CRYPTO_OP_SE_DISABLE 1 PMC_SCRATCH0_MODE_PAYLOAD)
#define APBDEV_PMC_SCRATCH33 0x120 #define APBDEV_PMC_BLINK_TIMER 0x40
#define APBDEV_PMC_SCRATCH37 0x130 #define PMC_BLINK_ON(n) ((n & 0x7FFF))
#define PMC_SCRATCH37_KERNEL_PANIC_MAGIC 0x4E415054 #define PMC_BLINK_FORCE BIT(15)
#define APBDEV_PMC_SCRATCH40 0x13C #define PMC_BLINK_OFF(n) ((u32)(n & 0xFFFF) << 16)
#define APBDEV_PMC_OSC_EDPD_OVER 0x1A4 #define APBDEV_PMC_SCRATCH1 0x54
#define PMC_OSC_EDPD_OVER_OSC_CTRL_OVER 0x400000 #define APBDEV_PMC_SCRATCH20 0xA0
#define APBDEV_PMC_CLK_OUT_CNTRL 0x1A8 #define APBDEV_PMC_SECURE_SCRATCH4 0xC0
#define PMC_CLK_OUT_CNTRL_CLK1_FORCE_EN BIT(2) #define APBDEV_PMC_SECURE_SCRATCH5 0xC4
#define APBDEV_PMC_RST_STATUS 0x1B4 #define APBDEV_PMC_PWR_DET_VAL 0xE4
#define PMC_RST_STATUS_MASK 0x7 #define PMC_PWR_DET_SDMMC1_IO_EN BIT(12)
#define PMC_RST_STATUS_POR 0 #define PMC_PWR_DET_AUDIO_HV BIT(18)
#define PMC_RST_STATUS_WATCHDOG 1 #define PMC_PWR_DET_GPIO_IO_EN BIT(21)
#define PMC_RST_STATUS_SENSOR 2 #define APBDEV_PMC_DDR_PWR 0xE8
#define PMC_RST_STATUS_SW_MAIN 3 #define APBDEV_PMC_USB_AO 0xF0
#define PMC_RST_STATUS_LP0 4 #define APBDEV_PMC_CRYPTO_OP 0xF4
#define PMC_RST_STATUS_AOTAG 5 #define PMC_CRYPTO_OP_SE_ENABLE 0
#define APBDEV_PMC_IO_DPD_REQ 0x1B8 #define PMC_CRYPTO_OP_SE_DISABLE 1
#define PMC_IO_DPD_REQ_DPD_OFF BIT(30) #define APBDEV_PMC_SCRATCH33 0x120
#define APBDEV_PMC_IO_DPD2_REQ 0x1C0 #define APBDEV_PMC_SCRATCH37 0x130
#define APBDEV_PMC_VDDP_SEL 0x1CC #define PMC_SCRATCH37_KERNEL_PANIC_MAGIC 0x4E415054 // "TPAN"
#define APBDEV_PMC_DDR_CFG 0x1D0 #define APBDEV_PMC_SCRATCH40 0x13C
#define APBDEV_PMC_SECURE_SCRATCH6 0x224 #define APBDEV_PMC_OSC_EDPD_OVER 0x1A4
#define APBDEV_PMC_SECURE_SCRATCH7 0x228 #define PMC_OSC_EDPD_OVER_OSC_CTRL_OVER BIT(22)
#define APBDEV_PMC_SCRATCH45 0x234 #define APBDEV_PMC_CLK_OUT_CNTRL 0x1A8
#define APBDEV_PMC_SCRATCH46 0x238 #define PMC_CLK_OUT_CNTRL_CLK1_FORCE_EN BIT(2)
#define APBDEV_PMC_SCRATCH49 0x244 #define PMC_CLK_OUT_CNTRL_CLK2_FORCE_EN BIT(10)
#define APBDEV_PMC_TSC_MULT 0x2B4 #define APBDEV_PMC_RST_STATUS 0x1B4
#define APBDEV_PMC_SEC_DISABLE2 0x2C4 #define PMC_RST_STATUS_MASK 7
#define APBDEV_PMC_WEAK_BIAS 0x2C8 #define PMC_RST_STATUS_POR 0
#define APBDEV_PMC_REG_SHORT 0x2CC #define PMC_RST_STATUS_WATCHDOG 1
#define APBDEV_PMC_SEC_DISABLE3 0x2D8 #define PMC_RST_STATUS_SENSOR 2
#define APBDEV_PMC_SECURE_SCRATCH21 0x334 #define PMC_RST_STATUS_SW_MAIN 3
#define PMC_FUSE_PRIVATEKEYDISABLE_TZ_STICKY_BIT 0x10 #define PMC_RST_STATUS_LP0 4
#define APBDEV_PMC_SECURE_SCRATCH32 0x360 #define PMC_RST_STATUS_AOTAG 5
#define APBDEV_PMC_SECURE_SCRATCH49 0x3A4 #define APBDEV_PMC_IO_DPD_REQ 0x1B8
#define APBDEV_PMC_CNTRL2 0x440 #define PMC_IO_DPD_REQ_DPD_OFF BIT(30)
#define PMC_CNTRL2_HOLD_CKE_LOW_EN 0x1000 #define APBDEV_PMC_IO_DPD2_REQ 0x1C0
#define APBDEV_PMC_IO_DPD3_REQ 0x45C #define APBDEV_PMC_VDDP_SEL 0x1CC
#define APBDEV_PMC_IO_DPD4_REQ 0x464 #define APBDEV_PMC_DDR_CFG 0x1D0
#define APBDEV_PMC_UTMIP_PAD_CFG1 0x4C4 #define APBDEV_PMC_SECURE_SCRATCH6 0x224
#define APBDEV_PMC_UTMIP_PAD_CFG3 0x4CC #define APBDEV_PMC_SECURE_SCRATCH7 0x228
#define APBDEV_PMC_DDR_CNTRL 0x4E4 #define APBDEV_PMC_SCRATCH45 0x234
#define APBDEV_PMC_SEC_DISABLE4 0x5B0 #define APBDEV_PMC_SCRATCH46 0x238
#define APBDEV_PMC_SEC_DISABLE5 0x5B4 #define APBDEV_PMC_SCRATCH49 0x244
#define APBDEV_PMC_SEC_DISABLE6 0x5B8 #define APBDEV_PMC_TSC_MULT 0x2B4
#define APBDEV_PMC_SEC_DISABLE7 0x5BC #define APBDEV_PMC_SEC_DISABLE2 0x2C4
#define APBDEV_PMC_SEC_DISABLE8 0x5C0 #define APBDEV_PMC_WEAK_BIAS 0x2C8
#define APBDEV_PMC_SEC_DISABLE9 0x5C4 #define APBDEV_PMC_REG_SHORT 0x2CC
#define APBDEV_PMC_SEC_DISABLE10 0x5C8 #define APBDEV_PMC_SEC_DISABLE3 0x2D8
#define APBDEV_PMC_SCRATCH188 0x810 #define APBDEV_PMC_SECURE_SCRATCH21 0x334
#define APBDEV_PMC_SCRATCH190 0x818 #define PMC_FUSE_PRIVATEKEYDISABLE_TZ_STICKY_BIT BIT(4)
#define APBDEV_PMC_SCRATCH200 0x840 #define APBDEV_PMC_SECURE_SCRATCH32 0x360
#define APBDEV_PMC_SECURE_SCRATCH49 0x3A4
#define APBDEV_PMC_CNTRL2 0x440
#define PMC_CNTRL2_WAKE_INT_EN BIT(0)
#define PMC_CNTRL2_WAKE_DET_EN BIT(9)
#define PMC_CNTRL2_SYSCLK_ORRIDE BIT(10)
#define PMC_CNTRL2_HOLD_CKE_LOW_EN BIT(12)
#define PMC_CNTRL2_ALLOW_PULSE_WAKE BIT(14)
#define APBDEV_PMC_IO_DPD3_REQ 0x45C
#define APBDEV_PMC_IO_DPD4_REQ 0x464
#define APBDEV_PMC_UTMIP_PAD_CFG1 0x4C4
#define APBDEV_PMC_UTMIP_PAD_CFG3 0x4CC
#define APBDEV_PMC_DDR_CNTRL 0x4E4
#define APBDEV_PMC_SEC_DISABLE4 0x5B0
#define APBDEV_PMC_SEC_DISABLE5 0x5B4
#define APBDEV_PMC_SEC_DISABLE6 0x5B8
#define APBDEV_PMC_SEC_DISABLE7 0x5BC
#define APBDEV_PMC_SEC_DISABLE8 0x5C0
#define APBDEV_PMC_SEC_DISABLE9 0x5C4
#define APBDEV_PMC_SEC_DISABLE10 0x5C8
#define APBDEV_PMC_SCRATCH188 0x810
#define APBDEV_PMC_SCRATCH190 0x818
#define APBDEV_PMC_SCRATCH200 0x840
#define APBDEV_PMC_SECURE_SCRATCH108 0xB08 #define APBDEV_PMC_SECURE_SCRATCH108 0xB08
#define APBDEV_PMC_SECURE_SCRATCH109 0xB0C #define APBDEV_PMC_SECURE_SCRATCH109 0xB0C
#define APBDEV_PMC_SECURE_SCRATCH110 0xB10 #define APBDEV_PMC_SECURE_SCRATCH110 0xB10
#define APBDEV_PMC_TZRAM_PWR_CNTRL 0xBE8
#define PMC_TZRAM_PWR_CNTRL_SD BIT(0) // Only in T210B01.
#define APBDEV_PMC_TZRAM_SEC_DISABLE 0xBEC #define APBDEV_PMC_LED_BREATHING_CTRL 0xB48
#define APBDEV_PMC_TZRAM_NON_SEC_DISABLE 0xBF0 #define PMC_LED_BREATHING_CTRL_ENABLE BIT(0)
#define PMC_TZRAM_DISABLE_REG_WRITE BIT(0) #define PMC_LED_BREATHING_CTRL_COUNTER1_EN BIT(1)
#define PMC_TZRAM_DISABLE_REG_READ BIT(1) #define APBDEV_PMC_LED_BREATHING_SLOPE_STEPS 0xB4C
#define APBDEV_PMC_LED_BREATHING_ON_COUNTER 0xB50
#define APBDEV_PMC_LED_BREATHING_OFF_COUNTER1 0xB54
#define APBDEV_PMC_LED_BREATHING_OFF_COUNTER0 0xB58
#define PMC_LED_BREATHING_COUNTER_HZ 32768
#define APBDEV_PMC_LED_BREATHING_STATUS 0xB5C
#define PMC_LED_BREATHING_FSM_STATUS_MASK 0x7
#define APBDEV_PMC_TZRAM_PWR_CNTRL 0xBE8
#define PMC_TZRAM_PWR_CNTRL_SD BIT(0)
#define APBDEV_PMC_TZRAM_SEC_DISABLE 0xBEC
#define APBDEV_PMC_TZRAM_NON_SEC_DISABLE 0xBF0
#define PMC_TZRAM_DISABLE_REG_WRITE BIT(0)
#define PMC_TZRAM_DISABLE_REG_READ BIT(1)
typedef enum _pmc_sec_lock_t typedef enum _pmc_sec_lock_t
{ {