mirror of
https://github.com/CTCaer/hekate.git
synced 2024-11-27 03:52:23 +00:00
99 lines
No EOL
2.5 KiB
C
99 lines
No EOL
2.5 KiB
C
/*
|
|
* Copyright (c) 2019 CTCaer
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include <string.h>
|
|
#include <stdlib.h>
|
|
|
|
#include "minerva.h"
|
|
#include "../soc/fuse.h"
|
|
#include "../utils/util.h"
|
|
|
|
#include "../soc/clock.h"
|
|
#include "../ianos/ianos.h"
|
|
#include "../soc/fuse.h"
|
|
#include "../soc/t210.h"
|
|
|
|
extern volatile nyx_storage_t *nyx_str;
|
|
|
|
void minerva_init()
|
|
{
|
|
u32 curr_ram_idx = 0;
|
|
|
|
mtc_config_t *mtc_cfg = (mtc_config_t *)&nyx_str->mtc_cfg;
|
|
|
|
// Set table to ram.
|
|
if (!(mtc_cfg->table_entries == 10))
|
|
{
|
|
mtc_cfg->mtc_table = NULL;
|
|
mtc_cfg->sdram_id = (fuse_read_odm(4) >> 3) & 0x1F;
|
|
u32 ep_addr = ianos_loader(false, "bootloader/sys/libsys_minerva.bso", DRAM_LIB, (void *)mtc_cfg);
|
|
minerva_cfg = (void *)ep_addr;
|
|
}
|
|
else
|
|
{
|
|
mtc_config_t mtc_tmp;
|
|
mtc_tmp.mtc_table = NULL;
|
|
mtc_tmp.sdram_id = (fuse_read_odm(4) >> 3) & 0x1F;
|
|
u32 ep_addr = ianos_loader(false, "bootloader/sys/libsys_minerva.bso", DRAM_LIB, (void *)&mtc_tmp);
|
|
minerva_cfg = (void *)ep_addr;
|
|
|
|
return;
|
|
}
|
|
|
|
if (!minerva_cfg)
|
|
return;
|
|
|
|
// Get current frequency
|
|
for (curr_ram_idx = 0; curr_ram_idx < 10; curr_ram_idx++)
|
|
{
|
|
if (CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC) == mtc_cfg->mtc_table[curr_ram_idx].clk_src_emc)
|
|
break;
|
|
}
|
|
|
|
mtc_cfg->rate_from = mtc_cfg->mtc_table[curr_ram_idx].rate_khz;
|
|
mtc_cfg->rate_to = 204000;
|
|
mtc_cfg->train_mode = OP_TRAIN;
|
|
minerva_cfg(mtc_cfg, NULL);
|
|
mtc_cfg->rate_to = 800000;
|
|
minerva_cfg(mtc_cfg, NULL);
|
|
mtc_cfg->rate_to = 1600000;
|
|
minerva_cfg(mtc_cfg, NULL);
|
|
}
|
|
|
|
void minerva_change_freq(minerva_freq_t freq)
|
|
{
|
|
if (!minerva_cfg)
|
|
return;
|
|
mtc_config_t *mtc_cfg = (mtc_config_t *)&nyx_str->mtc_cfg;
|
|
if (minerva_cfg && (mtc_cfg->rate_from != freq))
|
|
{
|
|
mtc_cfg->rate_to = freq;
|
|
mtc_cfg->train_mode = OP_SWITCH;
|
|
minerva_cfg(mtc_cfg, NULL);
|
|
}
|
|
}
|
|
|
|
void minerva_periodic_training()
|
|
{
|
|
if (!minerva_cfg)
|
|
return;
|
|
mtc_config_t *mtc_cfg = (mtc_config_t *)&nyx_str->mtc_cfg;
|
|
if (minerva_cfg && mtc_cfg->rate_from == FREQ_1600)
|
|
{
|
|
mtc_cfg->train_mode = OP_PERIODIC_TRAIN;
|
|
minerva_cfg(mtc_cfg, NULL);
|
|
}
|
|
} |