mirror of
https://github.com/CTCaer/hekate.git
synced 2024-11-23 02:16:41 +00:00
127 lines
3.6 KiB
C
Executable file
127 lines
3.6 KiB
C
Executable file
/*
|
|
* Copyright (c) 2018 naehrwert
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "cluster.h"
|
|
#include "i2c.h"
|
|
#include "clock.h"
|
|
#include "util.h"
|
|
#include "pmc.h"
|
|
#include "t210.h"
|
|
#include "max77620.h"
|
|
|
|
void _cluster_enable_power()
|
|
{
|
|
u8 tmp = i2c_recv_byte(I2C_5, 0x3C, MAX77620_REG_AME_GPIO);
|
|
i2c_send_byte(I2C_5, 0x3C, MAX77620_REG_AME_GPIO, tmp & 0xDF);
|
|
i2c_send_byte(I2C_5, 0x3C, MAX77620_REG_GPIO5, 0x09);
|
|
|
|
//Enable cores power.
|
|
i2c_send_byte(I2C_5, 0x1B, 0x2, 0x20);
|
|
i2c_send_byte(I2C_5, 0x1B, 0x3, 0x8D);
|
|
i2c_send_byte(I2C_5, 0x1B, 0x0, 0xB7);
|
|
i2c_send_byte(I2C_5, 0x1B, 0x1, 0xB7);
|
|
}
|
|
|
|
int _cluster_pmc_enable_partition(u32 part, u32 toggle)
|
|
{
|
|
//Check if the partition has already been turned on.
|
|
if (PMC(APBDEV_PMC_PWRGATE_STATUS) & part)
|
|
return 1;
|
|
|
|
u32 i = 5001;
|
|
while (PMC(APBDEV_PMC_PWRGATE_TOGGLE) & 0x100)
|
|
{
|
|
sleep(1);
|
|
i--;
|
|
if (i < 1)
|
|
return 0;
|
|
}
|
|
|
|
PMC(APBDEV_PMC_PWRGATE_TOGGLE) = toggle | 0x100;
|
|
|
|
i = 5001;
|
|
while (i > 0)
|
|
{
|
|
if (PMC(APBDEV_PMC_PWRGATE_STATUS) & part)
|
|
break;
|
|
sleep(1);
|
|
i--;
|
|
}
|
|
|
|
return 1;
|
|
}
|
|
|
|
void cluster_boot_cpu0(u32 entry)
|
|
{
|
|
//Set ACTIVE_CLUSER to FAST.
|
|
FLOW_CTLR(FLOW_CTLR_BPMP_CLUSTER_CONTROL) &= 0xFFFFFFFE;
|
|
|
|
_cluster_enable_power();
|
|
|
|
if (!(CLOCK(CLK_RST_CONTROLLER_PLLX_BASE) & 0x40000000))
|
|
{
|
|
CLOCK(CLK_RST_CONTROLLER_PLLX_MISC_3) &= 0xFFFFFFF7;
|
|
sleep(2);
|
|
CLOCK(CLK_RST_CONTROLLER_PLLX_BASE) = 0x80404E02;
|
|
CLOCK(CLK_RST_CONTROLLER_PLLX_BASE) = 0x404E02;
|
|
CLOCK(CLK_RST_CONTROLLER_PLLX_MISC) = CLOCK(CLK_RST_CONTROLLER_PLLX_MISC) & 0xFFFBFFFF | 0x40000;
|
|
CLOCK(CLK_RST_CONTROLLER_PLLX_BASE) = 0x40404E02;
|
|
}
|
|
while (!(CLOCK(CLK_RST_CONTROLLER_PLLX_BASE) & 0x8000000))
|
|
;
|
|
|
|
//Configure MSELECT source and enable clock.
|
|
CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT) = CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT) & 0x1FFFFF00 | 6;
|
|
CLOCK(CLK_RST_CONTROLLER_CLK_OUT_ENB_V) = CLOCK(CLK_RST_CONTROLLER_CLK_OUT_ENB_V) & 0xFFFFFFF7 | 8;
|
|
|
|
//Configure initial CPU clock frequency and enable clock.
|
|
CLOCK(CLK_RST_CONTROLLER_CCLK_BURST_POLICY) = 0x20008888;
|
|
CLOCK(CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER) = 0x80000000;
|
|
CLOCK(CLK_RST_CONTROLLER_CLK_ENB_V_SET) = 1;
|
|
|
|
clock_enable_coresight();
|
|
|
|
//CAR2PMC_CPU_ACK_WIDTH should be set to 0.
|
|
CLOCK(CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2) = CLOCK(CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2) & 0xFFFFF000;
|
|
|
|
//Enable CPU rail.
|
|
_cluster_pmc_enable_partition(1, 0);
|
|
//Enable cluster 0 non-CPU.
|
|
_cluster_pmc_enable_partition(0x8000, 15);
|
|
//Enable CE0.
|
|
_cluster_pmc_enable_partition(0x4000, 14);
|
|
|
|
//Request and wait for RAM repair.
|
|
FLOW_CTLR(FLOW_CTLR_RAM_REPAIR) = 1;
|
|
while (!(FLOW_CTLR(FLOW_CTLR_RAM_REPAIR) & 2))
|
|
;
|
|
|
|
EXCP_VEC(0x100) = 0;
|
|
|
|
//Set reset vector.
|
|
SB(SB_AA64_RESET_LOW) = entry | 1;
|
|
SB(SB_AA64_RESET_HIGH) = 0;
|
|
//Non-secure reset vector write disable.
|
|
SB(SB_CSR) = 2;
|
|
(void)SB(SB_CSR);
|
|
|
|
//Clear MSELECT reset.
|
|
CLOCK(CLK_RST_CONTROLLER_RST_DEVICES_V) &= 0xFFFFFFF7;
|
|
//Clear NONCPU reset.
|
|
CLOCK(CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR) = 0x20000000;
|
|
//Clear CPU{0,1,2,3} POR and CORE, CX0, L2, and DBG reset.
|
|
CLOCK(CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR) = 0x411F000F;
|
|
}
|