mirrors/yuzu
2
1
Fork 0
mirror of https://github.com/yuzu-emu/yuzu.git synced 2024-07-04 23:31:19 +01:00
Code Issues Releases Activity

dyncom: Suppress uninitialized variable warnings

Browse source 
The switch cases will always be hit, but this makes compilers stop complaining.
This commit is contained in:
Lioncash 2015-04-05 23:46:10 -04:00
parent 8997cfaeb4
commit bb7dac022e
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/core/arm/dyncom/arm_dyncom_interpreter.cpp
View file

@ -339,7 +339,7 @@ static void LnSWoUB(ScaledRegisterPreIndexed)(ARMul_State* cpu, unsigned int ins
unsigned int shift_imm = BITS(inst, 7, 11); unsigned int shift_imm = BITS(inst, 7, 11);
unsigned int Rn = BITS(inst, 16, 19); unsigned int Rn = BITS(inst, 16, 19);
unsigned int Rm = BITS(inst, 0, 3); unsigned int Rm = BITS(inst, 0, 3);
unsigned int index; unsigned int index = 0;
unsigned int addr; unsigned int addr;
unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm); unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm);
unsigned int rn = CHECK_READ_REG15_WA(cpu, Rn); unsigned int rn = CHECK_READ_REG15_WA(cpu, Rn);
@ -390,7 +390,7 @@ static void LnSWoUB(ScaledRegisterPostIndexed)(ARMul_State* cpu, unsigned int in
unsigned int shift_imm = BITS(inst, 7, 11); unsigned int shift_imm = BITS(inst, 7, 11);
unsigned int Rn = BITS(inst, 16, 19); unsigned int Rn = BITS(inst, 16, 19);
unsigned int Rm = BITS(inst, 0, 3); unsigned int Rm = BITS(inst, 0, 3);
unsigned int index; unsigned int index = 0;
unsigned int addr = CHECK_READ_REG15_WA(cpu, Rn); unsigned int addr = CHECK_READ_REG15_WA(cpu, Rn);
unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm); unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm);
@ -605,7 +605,7 @@ static void LnSWoUB(ScaledRegisterOffset)(ARMul_State* cpu, unsigned int inst, u
unsigned int shift_imm = BITS(inst, 7, 11); unsigned int shift_imm = BITS(inst, 7, 11);
unsigned int Rn = BITS(inst, 16, 19); unsigned int Rn = BITS(inst, 16, 19);
unsigned int Rm = BITS(inst, 0, 3); unsigned int Rm = BITS(inst, 0, 3);
unsigned int index; unsigned int index = 0;
unsigned int addr; unsigned int addr;
unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm); unsigned int rm = CHECK_READ_REG15_WA(cpu, Rm);
unsigned int rn = CHECK_READ_REG15_WA(cpu, Rn); unsigned int rn = CHECK_READ_REG15_WA(cpu, Rn);
@ -1126,7 +1126,7 @@ int CondPassed(ARMul_State* cpu, unsigned int cond) {
#define CFLAG cpu->CFlag #define CFLAG cpu->CFlag
#define VFLAG cpu->VFlag #define VFLAG cpu->VFlag
int temp; int temp = 0;
switch (cond) { switch (cond) {
case 0x0: case 0x0: