1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2024-12-30 20:06:03 +00:00
hekate/bootloader/utils/util.c

100 lines
2.1 KiB
C
Raw Normal View History

2018-03-27 00:04:16 +01:00
/*
* Copyright (c) 2018 naehrwert
2018-06-19 14:53:41 +01:00
* Copyright (C) 2018 CTCaer
2018-03-27 00:04:16 +01:00
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
2018-03-07 01:11:46 +00:00
#include "util.h"
2018-08-13 09:58:24 +01:00
#include "../soc/t210.h"
2018-03-07 01:11:46 +00:00
2018-06-26 17:00:46 +01:00
u32 get_tmr_s()
2018-05-01 06:15:48 +01:00
{
2018-11-10 12:11:42 +00:00
return RTC(APBDEV_RTC_SECONDS);
}
u32 get_tmr_ms()
{
// The registers must be read with the following order:
2018-07-09 14:02:47 +01:00
// -> RTC_MILLI_SECONDS (0x10) -> RTC_SHADOW_SECONDS (0xC)
2018-11-28 19:26:16 +00:00
return (RTC(APBDEV_RTC_MILLI_SECONDS) | (RTC(APBDEV_RTC_SHADOW_SECONDS) << 10));
2018-06-26 17:00:46 +01:00
}
u32 get_tmr_us()
{
2018-11-10 12:11:42 +00:00
return TMR(TIMERUS_CNTR_1US); //TIMERUS_CNTR_1US
2018-05-01 06:15:48 +01:00
}
void msleep(u32 milliseconds)
{
2018-11-28 19:26:16 +00:00
u32 start = RTC(APBDEV_RTC_MILLI_SECONDS) | (RTC(APBDEV_RTC_SHADOW_SECONDS) << 10);
while (((RTC(APBDEV_RTC_MILLI_SECONDS) | (RTC(APBDEV_RTC_SHADOW_SECONDS) << 10)) - start) <= milliseconds)
;
}
void usleep(u32 microseconds)
2018-03-07 01:11:46 +00:00
{
2018-11-10 12:11:42 +00:00
u32 start = TMR(TIMERUS_CNTR_1US);
// Casting to u32 is important!
while ((u32)(TMR(TIMERUS_CNTR_1US) - start) <= microseconds)
2018-03-07 01:11:46 +00:00
;
}
void exec_cfg(u32 *base, const cfg_op_t *ops, u32 num_ops)
{
for(u32 i = 0; i < num_ops; i++)
base[ops[i].off] = ops[i].val;
}
#define CRC32C_POLY 0x82F63B78
u32 crc32c(const void *buf, u32 len)
{
const u8 *cbuf = (const u8 *)buf;
u32 crc = 0xFFFFFFFF;
while (len--)
{
crc ^= *cbuf++;
for (int i = 0; i < 8; i++)
crc = crc & 1 ? (crc >> 1) ^ CRC32C_POLY : crc >> 1;
}
return ~crc;
}
u32 memcmp32sparse(const u32 *buf1, const u32 *buf2, u32 len)
{
u32 len32 = len / 4;
if (!(len32 % 32))
{
while (len32)
{
len32 -= 32;
if(buf1[len32] != buf2[len32])
return 1;
}
}
else
{
while (len32)
{
len32 -= 32;
if(buf1[len32] != buf2[len32])
return 1;
if (len32 < 32)
return 0;
}
}
return 0;
}