1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2024-09-20 05:53:34 +01:00
hekate/bdk/mem
2020-06-26 18:53:12 +03:00
..
emc.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
heap.c Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
heap.h Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
mc.c clk: Refactor CLK devices bits 2020-07-17 16:50:17 +03:00
mc.h Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
mc_t210.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
minerva.c minerva: Return failed if module not found inside Nyx 2020-11-15 13:40:13 +02:00
minerva.h Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
mtc_table.h Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
sdram.c sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_config.inl sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_config_lz.inl
sdram_config_t210b01.inl sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_lp0.c Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
sdram_lp0_param_t210.h Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
sdram_param_t210.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_param_t210b01.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
smmu.c Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00
smmu.h Utilize hekate's BDK for hekate main and Nyx 2020-06-14 16:45:45 +03:00