TuxSH
|
05b8b42164
|
[exosphere] Rewrite crt0/init and ld script
|
2018-05-11 14:07:37 +02:00 |
|
Michael Scire
|
c2eed3caf6
|
Integrate 5.x SMC API changes, add 4.x specific setup, implement target firmware selection
|
2018-03-25 15:05:08 -06:00 |
|
TuxSH
|
a6c7a2c57e
|
Refactor 32-bit register definitions
|
2018-03-03 20:23:13 +01:00 |
|
TuxSH
|
4a2c9229ee
|
Fix warmboot vs cpu_on check
|
2018-03-03 19:43:44 +01:00 |
|
TuxSH
|
03c1ad7119
|
Add most of warmboot_main
|
2018-03-03 19:31:22 +01:00 |
|
TuxSH
|
be6b67669f
|
Finish writing warmboot _crt0_
|
2018-03-03 16:58:23 +01:00 |
|
Michael Scire
|
48e8d9c7de
|
Fix bugs required to successfully hand off to kernel
|
2018-03-03 06:15:46 -08:00 |
|
TuxSH
|
93864f2289
|
Use the boot critical section
|
2018-03-03 03:43:46 +01:00 |
|
Michael Scire
|
0a80a7caf5
|
Fix coldboot init, Exosphere makes it to PK2LDR in this commit.
|
2018-03-01 20:10:05 -08:00 |
|
TuxSH
|
63d0b08ac4
|
Rewrite relocation stuff
|
2018-03-02 02:47:19 +01:00 |
|
TuxSH
|
e34d86b16f
|
Fix the set_memory_registers_enable_mmu call
|
2018-03-01 00:05:18 +01:00 |
|
TuxSH
|
3d4dcdde13
|
Fix ttbl init pointer arith bug, other fixes
|
2018-02-28 23:35:30 +01:00 |
|
TuxSH
|
6be5b0a52f
|
Implement flush_dcache_all_tzram_pa and invalidate_icache_all_inner_shareable_tzram_pa for the crt0s
|
2018-02-28 19:06:41 +01:00 |
|
TuxSH
|
e5f293e004
|
Implement and use set_memory_registers_enable_mmu
|
2018-02-28 13:32:18 +01:00 |
|
TuxSH
|
64c8612342
|
Fix wrongly named register in __set_memory_registers, add prototype
|
2018-02-28 07:32:14 +01:00 |
|
TuxSH
|
0258324872
|
Use provided __libc_init_array and __libc_fini_array, bugfixes
|
2018-02-27 16:10:56 +01:00 |
|
Michael Scire
|
c4789a5a11
|
Skeleton smcCpuOff, fix building, fix smcConfigureCarveout
|
2018-02-26 17:41:31 -08:00 |
|
TuxSH
|
c7d83c6eb6
|
Rewrite the memory map-related code...
...other style fixes, etc.
|
2018-02-26 22:09:35 +01:00 |
|
TuxSH
|
b0ea9c1a0b
|
Move source files to src/, add Makefile, fix all build and linkage errors, etc.
|
2018-02-25 20:00:50 +01:00 |
|