Michael Scire
|
fa64bf4951
|
exo2: implement GenerateRandomBytes
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
6bf283ec2e
|
exo2: implement SmcGetConfig
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
e3eadcd2e3
|
exo2: Implement SmcReadWriteRegister
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
8c4c1db506
|
exo2: minor fixes, now completes main and receives SMCs on hw
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
27843314a4
|
exo2: minor stack/mmu fixes, now gets to main on hw
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
1fdd83628e
|
exo2: fix typo bug
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
3d6baf96a3
|
exo2: implement SmcPowerCpuOn
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
ab703646d5
|
exo2: by default, map end of iram for debug
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
435d2fb0c3
|
exo2: remove unused lvars
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
63629b22a1
|
exo2: use N's strategy for randcache, it's better
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
b7ff9e8fcc
|
exo2: reorganize to save >0x300 bytes and 0x100 of stack in main
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
ad664daea5
|
exo2: implement remainder of warmboot tz code
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
97ab282351
|
exo2: update configitem names to match wiki
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
81846fa5c3
|
exo2: implement warmboot through start of virtual exec
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
dc6abf9f68
|
exo2: Implement the rest of main/return-to-el1
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
87bdc46beb
|
exo2: implement rest of main other than SetupSocProtections
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
f391354415
|
exo2: implement through package2 decryption
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
9ddcbe9dc3
|
exo2: implement main through sync-for-pk21-load
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
e11fad6598
|
exo2: implement through boot config load/validate
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
cbcd1d87fb
|
exo2: implement through end of random cache init
|
2020-06-14 22:07:45 -07:00 |
|
Michael Scire
|
f66b41c027
|
exo2: Initial work on the exosphere rewrite.
exo2: Implement uncompressor stub and boot code up to Main().
exo2: implement some more init (uart/gic)
exo2: implement more of init
exo2: improve reg api, add keyslot flag setters
exo2: implement se aes decryption/enc
exo2: fix bugs in loader stub/mmu mappings
exo2: start skeletoning bootconfig/global context types
arch: fix makefile flags
exo2: implement through master key derivation
exo2: implement device master keygen
exo2: more init through start of SetupSocSecurity
exo2: implement pmc secure scratch management
se: implement sticky bit validation
libexosphere: fix building for arm32
libexo: fix makefile flags
libexo: support building for arm64/arm
sc7fw: skeleton binary
sc7fw: skeleton a little more
sc7fw: implement all non-dram functionality
exo2: fix DivideUp error
sc7fw: implement more dram code, fix reg library errors
sc7fw: complete sc7fw impl.
exo2: skeleton the rest of SetupSocSecurity
exo2: implement fiq interrupt handler
exo2: implement all exception handlers
exo2: skeleton the entire smc api, implement the svc invoker
exo2: implement rest of SetupSocSecurity
exo2: correct slave security errors
exo2: fix register definition
exo2: minor fixes
|
2020-06-14 22:07:45 -07:00 |
|