1
0
Fork 0
mirror of https://git.suyu.dev/suyu/sirit.git synced 2024-12-22 12:12:05 +00:00
sirit/README.md

54 lines
1.4 KiB
Markdown
Raw Normal View History

2018-08-23 08:59:57 +01:00
Sirit
=====
2018-08-26 00:53:12 +01:00
A runtime SPIR-V assembler. It aims to ease dynamic SPIR-V code generation
without calling external applications (like Khronos' `spirv-as`)
2018-08-23 08:59:57 +01:00
2018-08-26 00:53:12 +01:00
Its design aims to move code that does not belong to the application in the
library without, limitting its functionality.
What it does for you:
* Sort declaration opcodes
* Handle types and constant duplicates
* Emit SPIR-V opcodes
What does not do for you:
* Avoid ID duplicates (emitting the same instruction twice)
* Dump code to disk
* Handle code blocks/branches
* Compile from a higher level language
It's in early stages of development, many instructions are missing since
they are written manually instead of being generated from a file.
Example
-------
```cpp
class MyModule : public Sirit::Module {
public:
MyModule() {}
~MyModule() = default;
void Generate() {
AddCapability(spv::Capability::Shader);
SetMemoryModel(spv::AddressingModel::Logical, spv::MemoryModel::GLSL450);
auto main_type{OpTypeFunction(TypeVoid())};
auto main_func{Emit(OpFunction(TypeVoid(), spv::FunctionControlMask::MaskNone, main_type))};
Emit(OpLabel());
Emit(OpReturn());
Emit(OpFunctionEnd());
2018-08-26 00:53:12 +01:00
AddEntryPoint(spv::ExecutionModel::Vertex, main_func, "main");
}
};
// Then...
MyModule module;
module.Generate();
2018-08-31 07:41:30 +01:00
std::vector<std::uint8_t> code{module.Assemble()};
2018-08-26 00:53:12 +01:00
```