1
0
Fork 0
mirror of https://git.suyu.dev/suyu/sirit.git synced 2024-12-23 04:32:04 +00:00
sirit/src/sirit.cpp

122 lines
2.9 KiB
C++
Raw Normal View History

2018-08-23 08:59:57 +01:00
/* This file is part of the sirit project.
* Copyright (c) 2018 ReinUsesLisp
* This software may be used and distributed according to the terms of the GNU
2018-08-27 03:28:39 +01:00
* Lesser General Public License version 2.1 or any later version.
2018-08-23 08:59:57 +01:00
*/
2018-08-26 00:16:37 +01:00
#include <algorithm>
#include <cassert>
#include "sirit/sirit.h"
#include "common_types.h"
2018-08-26 00:34:06 +01:00
#include "op.h"
2018-08-26 00:16:37 +01:00
#include "stream.h"
namespace Sirit {
2018-08-28 08:05:47 +01:00
template<typename T>
inline void WriteEnum(Stream& stream, spv::Op opcode, T value) {
Op op{opcode};
op.Add(static_cast<u32>(value));
op.Write(stream);
}
2018-08-26 00:16:37 +01:00
Module::Module() {}
Module::~Module() = default;
2018-08-31 07:41:30 +01:00
std::vector<u8> Module::Assemble() const {
2018-08-26 00:16:37 +01:00
std::vector<u8> bytes;
Stream stream{bytes};
stream.Write(spv::MagicNumber);
stream.Write(spv::Version);
stream.Write(GeneratorMagicNumber);
stream.Write(bound);
stream.Write(static_cast<u32>(0));
for (auto capability : capabilities) {
WriteEnum(stream, spv::Op::OpCapability, capability);
}
// TODO write extensions
// TODO write ext inst imports
2018-08-26 00:34:06 +01:00
Op memory_model_ref{spv::Op::OpMemoryModel};
2018-08-26 00:16:37 +01:00
memory_model_ref.Add(static_cast<u32>(addressing_model));
memory_model_ref.Add(static_cast<u32>(memory_model));
memory_model_ref.Write(stream);
for (const auto& entry_point : entry_points) {
entry_point->Write(stream);
}
// TODO write execution mode
// TODO write debug symbols
// TODO write annotations
for (const auto& decl : declarations) {
decl->Write(stream);
}
for (const auto& line : code) {
line->Write(stream);
}
return bytes;
}
void Module::Optimize(int level) {
}
void Module::AddCapability(spv::Capability capability) {
capabilities.insert(capability);
}
void Module::SetMemoryModel(spv::AddressingModel addressing_model, spv::MemoryModel memory_model) {
this->addressing_model = addressing_model;
this->memory_model = memory_model;
}
2018-08-28 08:01:21 +01:00
void Module::AddEntryPoint(spv::ExecutionModel execution_model, Ref entry_point,
const std::string& name, const std::vector<Ref>& interfaces) {
2018-08-26 00:34:06 +01:00
Op* op{new Op(spv::Op::OpEntryPoint)};
2018-08-26 00:16:37 +01:00
op->Add(static_cast<u32>(execution_model));
op->Add(entry_point);
op->Add(name);
op->Add(interfaces);
2018-08-26 00:34:06 +01:00
entry_points.push_back(std::unique_ptr<Op>(op));
2018-08-26 00:16:37 +01:00
}
2018-08-28 08:01:21 +01:00
Ref Module::Emit(Ref op) {
2018-08-26 00:34:06 +01:00
assert(op);
code.push_back(op);
return op;
2018-08-26 00:16:37 +01:00
}
2018-08-28 08:01:21 +01:00
Ref Module::AddCode(Op* op) {
2018-08-26 00:34:06 +01:00
code_store.push_back(std::unique_ptr<Op>(op));
return op;
2018-08-26 00:16:37 +01:00
}
2018-08-28 08:01:21 +01:00
Ref Module::AddCode(spv::Op opcode, u32 id) {
2018-08-26 00:34:06 +01:00
return AddCode(new Op{opcode, id});
2018-08-26 00:16:37 +01:00
}
2018-08-28 08:01:21 +01:00
Ref Module::AddDeclaration(Op* op) {
2018-08-26 00:16:37 +01:00
const auto& found{std::find_if(declarations.begin(), declarations.end(), [=](const auto& other) {
2018-08-26 00:34:06 +01:00
return *other == *op;
2018-08-26 00:16:37 +01:00
})};
if (found != declarations.end()) {
2018-08-26 00:34:06 +01:00
delete op;
2018-08-26 00:16:37 +01:00
return found->get();
} else {
2018-08-26 00:34:06 +01:00
declarations.push_back(std::unique_ptr<Op>(op));
2018-08-26 00:16:37 +01:00
bound++;
2018-08-26 00:34:06 +01:00
return op;
2018-08-26 00:16:37 +01:00
}
}
} // namespace Sirit